# Table of Contents

# BOOK I

SUBJECT	PAG
PREFACE	1
SECTION 1 - APPROVAL PROCESS	1-1-1
NOA Licensed Software Approval Process	1-1-1
Super NES Software Submission Requirements	
SECTION 2 - SUPER NES SOFTWARE	2-1-1
Introduction	2-1-1
Object (OBJ)	
Background (BG)	
Mosaic	
Rotation/Enlargement/Reduction	
Window (Window Mask)	
Main/Sub Screen	2-7-1
CG Direct Select	2-8-1
H-Pseudo 512	2-9-1
Complementary Multiplication (Signed Multiplication)	2-10-1
H/V Counter Latch	2-11-1
Offset Change	2-12-1
Standard Controller	2-13-1
Programmable I/O Port	2-14-1
Absolute Multiplication/Division	2-15-1
H/V Count Timer	2-16-1
Direct Memory Access (DMA)	.2-17-1
Interlace	2-18-1
H-512 Mode (BG Mode 5 & 6)	2-19-1
OBJ 33's Lines Over & Priority Order	2-20-1
CPU Clock and Address Map	
Super NES Functional Operation	2-22-1
System Flowchart	2-23-1
Programming Cautions	
Documented Problems	
Register Clear (Initial Settings)	2-26-1
PPU Registers	
CPU Registers	2-28-1

# PAGE

.

Table of Contents (Continued)

#### **SUBJECT**

### PAGE

SECTION 3 - SUPER NES SOUND	3-1-1
SNES Sound Source Outline	3-1-1
BRR (Bit Rate Reduction)	
I/O Ports	
Control Register	3-4-1
Timers	3-5-1
DSP Interface Register	3-6-1
Register Used	3-7-1
CPU Organization	3-8-1
Sound Programming Cautions	3-9-1
SECTION 4 - SUPER NES CPU DATA	
Outline	
Explanation of CPU Terminal Functions	
Explanation of Functions	
Addressing Mode	
Command Set (Alphabetical Order)	
Command Set (Matrix Display)	
Cycles and Bytes of Addressing Modes	4-7-1
Differences Among 65C816, 65C02, and 6502	4-8-1
Restrictions Upon Use & Application Information	
Details of Command Functions	
Description of Commands	4-11-1

#### **TABLES OF APPENDIX**

Appendix A - PPU Registers	A-1
Appendix B - CPU Registers	
Appendix C - SPC700 Commands	
Appendix D - Data Transfer Procedure	D-1

# INDEX

Table of Contents (Continued)

# **BOOK II**

# **SUBJECT**

# PAGE

SECTION 1 - SUPER ACCELERATOR (SA-1)1-1-	1
Super Accelerator System Functions1-1-	1
Configuration of SA-11-2-	
Super Accelerator Memory Map1-3-	
SA-1 Internal Register Configuration	
Multi-Processor Processing	
Character Conversion	
Variable-Length Bit Processing	
DMA	
SA-1 Timer	
SECTION 2 - SUPER FX <sup>®</sup>	-1
Introduction to Super FX	
GSU Functional Operation	
Memory Mapping2-3-	-1
GSU Internal Register Configuration2-4-	1
GSU Program Execution2-5-	
Instruction Execution	1
Data Access2-7-	1
GSU Special Functions2-8-	1
Description of Instructions	1
SECTION 3 - DSP/DSP1	-1
Introduction to DSP1	1
Command Summary	-1
Parameter Data Type	·1
Use of DSP1	1
Description of DSP1 Commands	-1
Math Functions and Equations	·1

Table of Contents (Continued)

# **SUBJECT**

# PAGE

SECTION 4 - ACCESSORIES	4-1-1
The Super NES Super Scope <sup>®</sup> System	4-1-1
Principles of the Super NES Super Scope	4-2-1
Super NES Super Scope Functional Operation	4-3-1
Super NES Super Scope Receiver Functions	4-4-1
Graphics	4-5-1
Super NES Mouse Specifications	4-6-1
Using the Standard BIOS	4-7-1
Programming Cautions	4-8-1
MultiPlayer 5 Specifications	4-9-1
MultiPlayer 5 Supplied BIOS	4-10-1

# SUPPLEMENTAL INFORMATION

Super NES Parts List	1
Game Content Guidelines	
Guidelines Concerning Commercialism and Promotion of Licensee	
Products or Services in Nintendo Licensed Games	5
Super NES Video Timing Information	10

# INDEX

# BULLETINS

# List of Figures

# **BOOK I**

	FIGURE	
TITLE	<b>NUMBER</b>	PAGE
Software Approval Process		1-1-1
Picture Image		2-1-1
Scanning Pattern for Interlace		
Super NES Functional Block Diagram		
System Block Diagram		
Memory Map		
Sound Signal Flow		
BRR Data String		
BRR Range Data		
Example Data When Filter = 0		
I/O Diagram	3-3-1	3-3-2
Port Clear		
Clear Timing	3-4-2	3-4-1
Timer Control	3-4-3	3-4-2
Timer Section	3-5-1	3-5-1
4-Bit Counter	3-5-2	3-5-2
Timing	3-5-3	3-5-2
Timer Related Registers		
Interface Register		
Interface Register Flow		
Bent Line Mode	3-7-1	3-7-4
CPU Registers		3-8-3
Boolean Bit Operation Commands		
Memory Access Addressing Effective Address		
Wave-form Overflow		
SNES CPU Block Diagram		
SNES CPU Terminal Interface Diagram		
SNES CPU Timing Chart		
S-PPU Main/Sub Screen Window		

-94

List of Figures (Continued)

# **BOOK II**

	FIGURE	
TITLE	<b>NUMBER</b>	PAGE
Super Accelerator System Configuration	1-1-1	1-1-3
SAS Bus Image	1-1-2	1-1-4
SA-1 Block Diagram		
Bitmap Register Files 0~7		
Bitmap Register Files 8~F		
Accelerator Mode	1-5-1	1-5-6
Parallel Processing Mode	1-5-2	1-5-7
Mixed Processing Mode	1-5-3	1-5-8
Character Conversion 1	1-6-1	1-6-1
Character Conversion 2	1-6-2	1-6-2
Compressed Bitmap Data	1-6-3	1-6-3
Bitmap Image Projection		
Bitmap Data Expansion		
Memory Addresses for the Bitmap Area		
Character Conversion Buffers		
Fixed Mode Process Flow Diagram		1-8-2
Auto-increment Mode Process Flow Diagram		
Barrel Shift Process	1-8-3	1-8-5
Normal DMA	1-9-1	1-9-1
Character Conversion DMA	1-9-2	1-9-1
Super FX System Configuration	2-1-1	2-1-3
Game Pak ROM/RAM Bus Diagram		
GSU Functional Block Diagram		
Super NES CPU Memory Map		
Super FX Memory Map		
Example of General Register		
128 Dot High BG Character Array		
160 Dot High BG Character Array	2-8-2	2-8-2
192 Dot High BG Character Array		
OBJ Character Array	2-8-4	2-8-3
Plot Operations Assigned by CMODE	2-8-5	2-8-13
System Block Diagram (DSP1)	3-1-1	3-1-2
Super NES CPU and DSP1 Communications		
DSP1 Command Execution		
Mode 20/DSP Memory Map		
Mode 21/DSP Memory Map		
Super NES/DSP1 Memory Mapping (Mode 21)		
DSP1 Status Register Configuration		

List of Figures (Continued)

I

	FIGURE	
TITLE	<b>NUMBER</b>	<b>PAGE</b>
DSP1 Operations Flow Diagram	3-4-3	3-4-3
Super NES CPU/DSP1 Operational Timing	3-4-4	3-4-4
Trigonometric Calculation	3-5-1	3-5-3
Vector Calculation		
Vector Size Comparison		
Vector Absolute Value Calculation		
Two-Dimensional Coordinate Rotation	3-5-5	3-5-8
Examples of Three-Dimensional Rotation	3-5-6	3-5-11
Assignment of Projection Parameter		
Relationship of Sight and Projected Plane		
Calculation of Raster Data	3-5-9	3-5-16
BG Screen and Displayed Area		
Calculation of Projected Position of Object		
Projection Image of Object		
Calculation of Coordinates for the Indicated Point on the Screen	3-5-13	3-5-20
Attack Point and Position Indicated on Screen (Side View)	3-5-14	3-5-21
Attitude Computation	3-5-15	3-5-23
Object Coordinate Rotated on Y Axis	3-5-16	3-5-23
Object Coordinate Rotated on X Axis	3-5-17	3-5-23
Object Coordinate Rotated on Z Axis		
Conversion of Global to Objective Coordinates	3-5-19	3-5-26
Conversion of Object to Global Coordinates		
Calculation of Inner Product with Forward Attitude		
Position of Aircraft and Vector Code	3-5-22	3-5-30
Calculation of Rotation Angle After Attitude Change	3-5-23	3-5-32
Signal Flow	4-1-1	4-1-1
Optical Alignment	4-1-2	4-1-2
Virtual Screen Alignment		
Address and Bit Assignments		
Picture Tube		4-2-1
Scanning	4-2-2	4-2-2
Area Seen by Super NES Super Scope	4-2-3	4-2-3
Vertical Positioning		
Horizontal Positioning	4-2-5	4-2-5
Horizontal/Vertical Counter	4-2-6	4-2-6
Super NES Super Scope Block Diagram		4-3-2
Super NES Super Scope Flow Diagram		
Raster Signal		
Definition of One Bit		
Output Signal Code		
Definitions of Codes		

List of Figures (Continued)

ſ

.

	FIGURE	
TITLE	<b>NUMBER</b>	<b>PAGE</b>
Raster Signal Transmission Timing	4-3-7	4-3-7
Receiver Block Diagram	4-4-1	4-4-1
Operation Flow Diagram	4-4-2	4-4-2
Receiver/Transmitter Interface Schematic	4-4-3	4-4-3
One Bit Code Detection	4-4-4	4-4-4
Cursor Mode Raster Detection Cycle	4-4-5	4-4-6
Trigger Mode, Single Shot	4-4-6	4-4-7
Trigger Mode, Multiple Shots	4-4-7	4-4-8
Noise Flag	4-4-8	4-4-9
Null Bit	4-4-9	4-4-9
Pause Bit	4-4-10	4-4-10
Trigger, Single Shot	4-4-11	4-4-11
Trigger, Multiple Shots	4-4-12	4-4-12
Optical Color Sensitivity Chart		
Valid Hyper Mouse Data String		4-6-2
Serial Data Read Timing	4-6-2	4-6-3
Explanation of Data Strings 2 Bits or Longer	4-6-3	4-6-6
Super NES Hyper Mouse Dimensions	4-6-4	4-6-7
Standard BIOS, Output Register	4-7-1	4-7-3
Examples of Speed Switching Program Subroutine Call		
MultiPlayer 5 Device Hardware Connections		
MultiPlayer 5 Read Timing Chart, 5P Mode		
Data Read Timing for Dissimilar Devices		
Valid Controller Data String		
Sample Program Display Format	4-10-1	4-10-2

# List of Tables

# BOOK I

	TABLE	
TITLE	<u>NUMBER</u>	PAGE
B-Bus Address Changes	2-17-1	2-17-2
A-Bus Addressing		
BRR Filter Values		
Peripherals		
Port0 - Port3 Registers		
Timer Function		
DSP Register Map	3-7-1	3-7-1
ADSR Parameters	3-7-2	3-7-3
Gain Parameters	3-7-3	3-7-5
Noise Generator Clock		
Source Directory	3-7-5	3-7-11
Source Data Block Format	3-7-6	3-7-12
Opcode Matrix	4-6-1	4-6-2
Address Modes	4-7-1	4-7-1
Table of Operations	4-7-2	4-7-2
AC Characteristics	4-12-1	4-12-1
Command Operand Symbols and Meaning	C-1	C-1
Symbols and Meaning for Operational		
Description	C-2	C-2
Explanation of Symbols in the Status		
Flag Column		
Data Transmission Commands, Group 1		
Data Transmission Commands, Group 2	C-5	C-3
Data Transmission Commands, Group 3		
Arithmetic Operation Commands	C-7	C-5
8-Bit Logic Operation Commands		
Addition and Subtraction Commands		
Shift Rotation Commands		
16-Bit Data Transmission Commands		
16-Bit Operation Commands		
Multiplication and Division Commands		
Decimal Compensation Commands		
Branching Commands		
Subroutine Call, Return Commands		
Stack Operation Commands		
Bit Operation Commands		
Program Status Flag Operation Commands		
Other Commands	C-20	C-10

÷.,

List of Tables (Continued)

ſ

# **BOOK II**

	TABLE	
TITLE	<b>NUMBER</b>	<b>PAGE</b>
Types of Interrupts		1-5-2
Interrupt Identification and Clear		
Interrupt Mask		1-5-3
Sending and Receiving a Message	1-5-4	1-5-3
Situation Dependant Vectors	1-5-5	1-5-4
Operating Modes and Processing Speeds	1-5-6	1-5-9
Horizontal Size of VRAM (CDMA Register)		1-6-6
Number of Zero Bits in BW-RAM	1-6-2	1-6-8
Character Conversion and Data Format	1-6-3	1-6-10
Arithmetic Operations Settings and Cycles		1-7-1
Amount of Barrel Shift	1-8-1	1-8-4
Source Device Settings	1-9-1	1-9-3
Destination Device Settings	1-9-2	1-9-3
DMA Transmission Speed	1-9-3	1-9-4
Timer Modes and Their Ranges	1-10-1	1-10-1
Timer Interrupts	1-10-2	1-10-2
Registers Listed by Functional Group	2-2-1	2-2-3
Instruction Set	2-2-2	2-2-6
GSU General Registers	2-4-1	2-4-1
GSU Status Register Flags	2-4-2	2-4-4
Screen Height	2-4-3	2-4-8
Color Gradient	2-4-4	2-4-8
Dummy Interrupt Vector Addresses		2-5-4
Dummy Data		2-5-5
Functions of CMODE		2-8-9
DSP1 Command Summary		3-2-1
Parameter Data Type		3-3-1
Signal Bit Definitions	4-1-1	4-1-6
MultiPlayer 5 Switch Function	4-9-1	4-9-3
MultiPlayer 5 Data Format	4-9-2	4-9-6

Dear \_

#### [Nintendo Licensee Letterhead{ [Insert Date]

Re: Confidentiality Agreement

(the "Company") is a licensee of certain confidential, proprietary, and trade secret information belonging to Nintendo of America Inc. ("Nintendo"). Such information of Nintendo may be provided to you by the company or directly by Nintendo in reliance on your relationship to the Company and your agreement expressed herein. All references in this letter to confidential, proprietary, and trade secret information will be deemed to refer solely to confidential, proprietary, and trade secret information of Nintendo and its affiliated corporations.

Your obligations in connection with confidential, proprietary, and trade secret information of the Company which are reflected in other agreements between you and the Company, remain unchanged, and are in full force and effect.

In consideration of the disclosure of confidential, proprietary, and trade secret information to you, you agree that, except as required by your services to the Company, you will not, at any time during the term of your association with the Company, or at any time thereafter, directly or indirectly use, communicate, disclose, disseminate, discuss, lecture upon, or publish articles concerning such confidential, proprietary, and trade secret information without the prior written consent of the Company.

"Confidential, proprietary, and trade secret information" as used herein means any and all information concerning: (i) copyrights, patents, and/or patent applications owned by Nintendo which are applicable to the Nintendo Entertainment System ("NES"), Game Boy hand held video system ("Game Boy"), Super Nintendo Entertainment System (Super NES), or other hardware, accessory, or software products of Nintendo, (ii) the design, and operation of the NES, Game Boy, Super NES, or other Nintendo products, including without limitation the security system of such products, and (iii) new products, marketing plans, know-how, techniques, and methods relating to the development of software for the NES, Game Boy, Super NES, or other Nintendo hardware, accessory, or software products disclosed to you as a consequence of, or during your association with the Company. Such confidential, proprietary, and trade secret information will not include information which is: (i) a part of the public domain; or (ii) obtained by you from someone otherwise authorized to disclose such information.

All documents, tapes, computer records, notebooks, work papers, notes and memoranda containing confidential, proprietary, and trade secret information, made or compiled by you at any time, or made available to you during the term of your association with the Company, including all copies thereof, will be the property of the Company, and will be held by you in trust and solely for the benefit of the Company, and will be promptly delivered to the Company upon termination of your association with the Company or at any time upon request by the Company.

In the event of any material breach by you of your obligations under this agreement, then the Company will be entitled to such relief, including injunctive relief and damages, including attorney's fees, as may be awarded by a court of competent jurisdiction, in addition to all other relief available to the Company. In the event the Company fails to take action against you for such a breach, Nintendo will have a direct right of action against you, without the necessity of naming the Company.

# Preface

#### **TECHNICAL QUESTIONS**

If you need technical assistance with your Nintendo Licensee product, our Licensee Support Group Engineers are available between 9:00 a.m. and 6:00 p.m. Pacific Standard Time.

Telephone:	1-206-861-2715
Fax: Written Inquiries:	1-206-882-3585
Written Inquiries:	Nintendo of America Inc.
<b></b>	Engineering Department
	Licensee Support Group
	4820 150th Ave. N.E.
	Redmond, Wa. 98052

#### CONFIDENTIALITY

Pursuant to the terms of each Nintendo product license and/or confidentiality agreement, Nintendo licensees and developers are required to secure the confidential treatment of information received or derived from Nintendo from all employees, agents, or contractors.

In response to the request of several licensees, we have prepared a supplemental confidentiality agreement which is intended to cover only Nintendo derived information that may be used in your business in addition to confidentiality agreements which you will sign with your employees, agents, and contractors for your own benefit. A sample agreement is included at the end of the Preface for your information.

This supplemental agreement is a suggested format only and is not a required form, as laws in your state or jurisdiction may vary. You may wish to consult with your own legal counsel regarding recommended formats for your state/country. In many cases, your existing confidentiality agreements will protect both Nintendo and you fully. However, we urge each of you to review agreements that you have in place and consider this supplemental agreement, or other supplements, as may be appropriate or necessary to protect the rights of Nintendo.

If you do not presently have a confidentiality agreement in place for your own employees, agents, or contractors, including those who have access to confidential information of Nintendo, we suggest you contact your legal counsel for advice on proper agreements to protect your valuable confidential information and to insure that you are fully in compliance with your Nintendo license/confidentiality agreement.

Please contact our Legal or Licensing Departments at 1-206-882-2040 between 9:00 a.m. and 6:00 p.m. Pacific Standard Time, with any questions you may have concerning this matter.

The obligations set forth in this letter regarding treatment of confidential, proprietary, and trade secret information are continuing obligations which will continue regardless of your continuing association with the company.

Please acknowledge your understanding and acceptance of the foregoing by signing and returning two (2) copies of this letter to the Company for the benefit of the Company and Nintendo.

Yours sincerely,

[Insert Nintendo Licensee/Developer Name] By:\_\_\_\_\_

ACKNOWLEDGED AND ACCEPTED [Insert Contractor or Employee Name] By:\_\_\_\_\_ Date:\_\_\_\_\_

# Chapter 1. NOA Licensed Software Approval Process

This chapter describes the process adopted by Nintendo of America Inc. (NOA) which affords interested parties to become Nintendo Authorized Software Developers and/or Nintendo Authorized Software Licensees. The normal process is summarized below.




Figure 1-1-1 Software Approval Process

General requirements for the steps listed above are covered in the following paragraphs. Specific questions not answered within this manual should be addressed to NOA's Licensing Department.

#### **1.2 AUTHORIZED SOFTWARE DEVELOPER REQUIREMENTS**

Parties interested in becoming a Nintendo Authorized Software Developer may contact the NOA Licensing Department via telephone, FAX, or in writing.

	Nintendo of America Inc. Licensing Department 4820-150th Avenue N.E. Redmond, WA 98052 USA
Telephone:	(206) 882-2040
FAX:	(206) 882-3585

In response, the NOA Licensing Department will send a letter which describes specific requirements for becoming a licensed developer. These requirements are described, in general, below.

#### 1.2.1 LETTER OF APPLICATION

A prospective developer's letter of application should include the following items.

- 1) A detailed description of the submitting individual or company, including a summary of software development or related experience, financial stability, and market leadership. This information should be in the form of a prospectus, business plan, or summary statement.
- 2) A detailed introduction to key personnel and developers setting forth any technical, managerial, or development experience which may be relevant and identifying any particular software for any system for which they have contributed.
- 3) A description of any relationships or work undertaken for Nintendo third party licensees.
- 4) A description of business facilities and equipment.
- 5) A copy of any confidentiality/non-disclosure agreement which the company's employees/agents are required to sign.
- 6) A complete listing and at least three samples of software previously developed, especially those which incorporate elements important to successful NOA software or similar entertainment software.

#### 1.2.2 NOA ASSESSMENT

NOA will review the material submitted and make a preliminary determination of whether the prospective developer's qualifications will support designation as an authorized software developer for Nintendo. Because authorized developers are provided with highly proprietary information belonging to Nintendo, and because many of Nintendo's licensees rely on recommendations and referrals to authorized developers, Nintendo exercises a very high level of care in approving only a select number of authorized developers. The Licensing Department will contact the prospective developer with the results of NOA's assessment.

#### 1.2.3 CONFIDENTIALITY AGREEMENT

If the prospective developer's qualifications support designation as a licensed developer for Nintendo, NOA will prepare a formal confidentiality agreement for review by the prospective developer. Once this agreement has been formalized and processed by NOA's Licensing Department, the party described within the agreement becomes a Nintendo Authorized Software Developer for the specified product line(s).

#### 1.2.4 TECHNICAL SUPPORT

All technical documentation which is available for the licensed product line(s) will be forwarded to the licensed developer upon formalization of the confidentiality agreement. In addition, access is afforded to NOA's Engineering Department Licensee Support Group and NOA's Product Development and Analysis Department. These two support groups will assist the licensed developer with any situational requirements or specifications which are subject to special product development.

### **1.3 AUTHORIZED Software LICENSEE REQUIREMENTS**

To license a software product once it has been developed, the interested party must market the product through an existing Nintendo Authorized Software Licensee or become a Nintendo Authorized Software Licensee. NOA would prefer that interested parties contact Nintendo early in the development phase of a product. Therefore, the interested party will already be a licensed developer when they apply to become an software licensee. Exceptions will be made, however, for those parties which have already developed a software product and wish to license it with Nintendo. In such cases, the interested party will be processed and approved as a Nintendo Authorized Software Developer first, then processed as a Nintendo Authorized Software Licensee. In either case, the requirements in the following paragraphs will apply. Parties interested in becoming a Nintendo Authorized Software Licensee should contact the NOA Licensing Department via telephone, FAX, or in writing. In response, the NOA Licensing Department will send a letter which describes specific requirements for becoming an software licensee. These requirements are described, in general, beginning on the following page.

#### 1.3.1 LETTER OF APPLICATION

A prospective licensee's letter of application should include the following items.

- 1) A detailed description of the company, including a summary of relevant industry experience, financial resources and stability, and industry leadership or market share. This information should be in the form of a prospectus, business plan, or summary statement.
- A detailed introduction to key personnel and developers setting forth any technical, managerial, or development experience which may be relevant.
- 3) A marketing plan for the proposed product(s), including wholesale/ retail price points, targeted distribution channels, advertising commitments, consumer service systems, and merchandising.
- 4) Any market study information on consumer demand for the proposed product(s) which the company may be relying upon.
- 5) A written description (in general terms) of the proposed product.
- 6) A complete listing and at least three samples of software previously developed, especially those which incorporate elements important to successful NOA software or similar entertainment software.

#### 1.3.2 NOA ASSESSMENT

NOA will make a preliminary determination if the:

- a) Product would compliment our current line of video game products.
- b) Company is capable of the distribution and customer service necessary to support a successful product.
- c) Product has any special technical requirements.

NOA's Licensing Department will inform the company of the decision made.

#### 1.3.3 TECHNICAL SUPPORT

If NOA decides to proceed, the prospective licensee will be provided with any technical considerations, suggestions, and any specific technical information required. Technical support will be provided throughout the development of the product, as needed. With respect to those parties previously licensed as developers, this will mean continued support; while those parties contacting Nintendo for the first time will receive a set of technical documentation which is related to the proposed product. A formal confidentiality agreement must be formalized prior to the release of support materials, if one is not already on file.

#### 1.3.4 PRODUCT SUBMISSION AND TESTING

Once the proposed product has been developed and tested by the prospective licensee, it should be submitted in accordance with the applicable software submission requirements, "Super NES Software Submission Requirements" are presented in the following chapter. The samples provided will be tested and results forwarded to the prospective licensee. In cases where failure conditions are detected during testing, NOA will require that the area(s) be corrected and the product be resubmitted for testing.

#### 1.3.5 FORMAL LICENSE AGREEMENT

Once the proposed product is approved, NOA will prepare a formal license agreement for the prospective licensee's review and signature. When formalized, this agreement authorizes the licensee to go into production with the specified licensed product.

# Chapter 2. Super NES Software Submission Requirements

All software submissions to Nintendo of America Inc. must be forwarded to the attention of NOA Product Testing Supervisor. Otherwise, the submission's placement into the testing queue may be delayed. To help reduce a submission's turn-around time, it is suggested that licensees assign a primary contact person for each software submission. All communications with NOA concerning a submission's testing status should be forwarded through this individual. The contact person should also be responsible for notifying any other interested parties.

When a submission is not approved, NOA may send a videotaped copy of the programming problem(s) which prevent(s) the submission from being approved. This is intended to assist the licensee in analyzing the cause of the software problem. It is the licensee's responsibility to send a copy of this tape to any developer(s) of the software. NOA strongly encourages that copies be sent to developer(s) of the software as quickly as possible.

# 2.1 SPECIFICATION SHEET AND CHECK LIST

The appropriate Software Specification sheet and the Software Submission checklist must be filled out completely and must be correct for the particular program version.

### 2.2 PROGRAM ROMs

One (1) set of the game ROM(s) must be submitted for approval. ROM data submitted must be written on the same size ROM(s) which are intended to be used in production. If a submission ROM is not available in the size to be used, the next size smaller should be used (i.e., a 3M program should be submitted on two 2M ROMs). All ROMs submitted must be of the same manufacturer, size, and part number. A label should be attached to each master ROM which lists game code, ROM version, and ROM number. A copy of the game ROMs submitted should be retained by the licensee for reference, as NOA cannot return originals or copies of submitted ROMs.

#### 2.3 EP-ROMs

Submit only the following EP-ROM types for approval.

- 4M: TOSHIBA TC574000D, SGS THOMPSON M27C4001, HITACHI HN27C4001, MITSUBISHI M5M27C401K, NEC D27C4001, Texas Instruments TMS27C040-JL, TMS27C040-JL4, TMS27C040-JE, TMS27C040-JE4, ATMEL AT27C040-12C, MACRONIX MX27C4000DC-12
- 8M: ATMEL AT27C080-10DC, AT27C080-12DC, NEC D27C8001 SGS THOMPSON M27C801-120F1

#### Note: All ROMs must be 200ns or faster for Normal Speed.

#### All ROMs must be 120ns or faster for High Speed.

#### 2.4 ROM DATA

In addition to the EP-ROMs, a copy of the ROM data must be submitted in binary format on  $MS-DOS_{\textcircled{B}}$  3.5 inch disk(s). The size of the file must be equal to the size of the EP-ROM (i.e., one 4 Meg EP-ROM = one 4 Meg file).

# 2.5 GAME PLAY VIDEO TAPE/RATING CERTIFICATE

A video tape containing complete game play is required unless the product has been rated by the Entertainment Software Ratings Board (ESRB). If the product has been rated by the ESRB, then a copy of the rating certificate must accompany the submission and no video tape is needed.

### 2.6 SCREEN TEXT

A printed copy of the complete screen text must be submitted.

### 2.7 INSTRUCTION MANUAL

Complete game play instructions must be submitted.

NOTE: If any of these items are not satisfied, the program will be rejected and <u>will not be</u> submitted into the approval process until all criteria are met.

### 2.8 SOFTWARE VERIFICATION

The following verification process will significantly improve the probability of approval of your software.

- 1. The licensing screen on all submissions should state "LICENSED BY NIN-TENDO".
- 2. Confirm the Licensing Screen information is correct.
- 3. Check the spelling on the Licensing Screen and Title Screen, as well as the spelling and grammar in the screen text.
- 4. Confirm the use of a  $^{TM}$ , circle R ( $^{(R)}$ ), or circle C ( $^{(C)}$ ) where applicable.
- 5. Run a "Bypass" Test to assure that, when the game is powered up, the Licensing Screen is visible for at least one second, even if any combination of controller buttons are pressed repeatedly. Also "Power-up" the software repeatedly to assure it does so without programming failures.
- 6. Game characters should be moved in all possible directions or positions, regardless of whether it is required to play the game properly. For instance, if the game does not require going to a particular area to complete the game, go there anyway to assure there are no programming problems in going to that location.
- 7. The software should be paused many times during the test, as this often causes programming problems to surface.
- 8. All testing should be recorded onto a videotape, making it easier to review programming problems.
- 9. The entire attract mode (demo) should be viewed to assure there are no programming problems.
- 10. Routines designed to assist the programmer or developer in "debugging" the software should be removed from the game prior to submission. This includes routines to determine hardware type.
- 11. All references to the Super Famicom, Super Famicom logos, or Super Famicom controllers (with multi-colored buttons) should be removed or revised to represent the Super NES.
- 12. All games for use with the Super NES Super Scope are required to include a calibration mode.
- 13. All games are required to have a pause function activated by the "Start" key.

#### 2.8.1 LICENSEE GAME PLAY VIDEO TAPE PASS/FAIL GUIDELINES

- 1. The licensee game play video tape must be recorded on a VHS tape, Standard Play speed (SP) for clarity.
- 2. No editing of the tape is allowed.
- 3. If more than one tape is needed to show the entire piece of software, then when a second tape begins it must show that the player is in the exact same place as when the first tape left off.
- 4. No codes or "built-up" characters are allowed.
- 5. All levels or areas must be completed, in succession.
- 6. Screen text must have correct grammar and spelling.
- 7. No deviations from NOA Software Standards Policy may be present.
- 8. The entire ending credits (if any) must be shown.

#### 2.8.2 LICENSING SCREEN INFORMATION PASS/FAIL GUIDELINES

The following Licensing information should be included for all software. This can be displayed on one (1) or two (2) screens.

- 1. Licensee's software title.
- 2. Licensee's trademark and copyright notice (© 19\_\_ Licensee's name or copyright owner)
- 3. LICENSED BY NINTENDO
  - EXAMPLE: Tom's Golf<sup>TM</sup>or<sup>®</sup> © 1992 ABC Corporation LICENSED BY NINTENDO

If a blank screen appears for more than two seconds when powered up, Nintendo suggests placing a message or graphic on the screen so that consumers do not think their game is inoperable (e.g., --"Please Wait"--). If a blank screen appears for more than five seconds during game play, a message or graphic should also be placed on the screen.

#### 2.8.3 COMMON PROBLEMS

Some possible problems that may prevent approval of a piece of software include, but are not limited to the following:

- 1. Lock up of the software.
- 2. Scrambled blocks or characters appear on the screen.
- 3. The software won't pause.
- 4. Your character can get stuck somewhere with no possible way to get out.
- 5. Scrambled graphics at the edges of the screen when the screen scrolls in any direction.
- 6. Vowels in the passwords or password entry-system.
- 7. Colored lines at the top or bottom of the screen.
- 8. Shifting of the screen in any direction (other than normal scrolling).
- 9. Inconsistent scoring methods.

- 10. Flashes on screen.
- 11. Small flickering lines on the screen.
- 12. Hit or be hit by an enemy but no damage is incurred.
- 13. Three (3) or four (4) player game can be started without using a four player adapter.
- 14. Incorrect Licensing Screen; "Licensed by Nintendo" should appear for all formats.
- 15. Violation of any Programming Cautions in the product Development Manual.
- 16. Use of the Nintendo logo or representations of Nintendo products in software without license agreement.
- 17. The use of the term Super Nintendo or Nintendo when the Super Nintendo Entertainment System or Nintendo Entertainment System is the intended reference, respectively.
- 18. Character actions are inconsistent (for instance, a character that cannot fly, being able to walk off the edge of a platform and stand in midair).
- 19. Referring to the Nintendo control pad by an unacceptable term, such as; "joypad", "directional control", etc.
- 20. Referring to the Nintendo Controller by an unacceptable term, such as; "joystick", etc.
- 21. Referring to the Nintendo game pak by an unacceptable term, such as; "Game Cassette", etc.
- 22. Note: If Licensor approval is required, please assure that this has been finalized before the software submission has been made.
- 23. Display of Super Famicom symbols or controllers in Super NES games.

#### 2.8.4 A NOTE ON OBJECTIONABLE MATERIAL

A copy of the Nintendo "Game Content Guidelines" is included in book 2 of this manual. If you are unsure of whether an item of text or element of a game is within Nintendo Software Standards, you may contact our Product Analysis Department early in the development process and they will go over questionable items over the phone. In cases concerning an extensive amount of text, please send it to the attention of NOA Product Testing Supervisor, using the address listed in the Preface of this manual, with the questionable items highlighted. The material will be evaluated and you will be contacted within a week to ten days.

SUPER NES SOFTWARE SUBMISSION REQUIREMENTS

	SOFTWARE SUBMISSION CHECK LIST
MACHINE TYPE	
GAME NAME	
COMPANY	
GAME CODE	SNS VUE DMG
VERSION	Evaluation
	Approval Ver
	Specification Sheet
	<ul> <li>1Set of ROMs</li> <li>(These must be specific EP-ROM type.</li> <li>See Submission Requirements.)</li> </ul>
	MS-DOS <sub>®</sub> 3 1/2 Disk(s) (Files must be in binary format. See Submission Requirements for specific information.)
	1 copy of Custom DSP IC if applicable (Super NES Submissions Only)
	1 Copy of VHS Tapes or ESRB Rating Certificate
	Screen Text
	Instruction Manual or Game Play Instructions
REMARKS	

NOTE: This check list must be included with the software submission. If any of these items are not satisfied, the program will be promptly returned and will not be submitted into the approval process until all criteria are met. SNES DEVELOPMENT MANUAL

Γ

#### THIS PAGE INTENTIONALLY LEFT BLANK

# Super NES Software Specification

Game Title	
Product Code	SNS
Accessories	None         Super Scope         Super NES Mouse           MultiPlayer 5         Other (         )
Overseas Version	No Yes Game Title: Release Date:
Company	
Department	
Contact Name	
Address	
	Tel: Fax No.:
Submission Date	/ / Method of Submission: M D Y

### **ROM Registration Data**

Data I	Name	Ad	dre	ss		Da	ta				Na		Э	Ad	dre	ss	[	Data	a	٦	
Maker C	ode	FFB	оH			_н	('	')	G R	ame egist	Title ratio	า		FFC FFD	0H~ 4H				Γ	`\	
Matter	JULE	FFB	1H			_н	('	')	М	ap M	lode			FFD5HH		H	T	í,			
		FFB	2H			_н	('	')	Ca	artrid	lge T	уре		FF	D6H		····		_н		1
Game C	ode	FFB	ЗН			_н	('	')	R	OM S	Size			FF	D7H				_н	1	i.
dunic o	Juc	FFB	4H			_н	('	')	R/	AM S	Size			FF	D8H				_н	1	L
		FFE				H (' ') D		Destination Code			FFD9H		н		1						
25.2	ipe.	172) 1723				00		H	a a a a a a a a a a a a a a a a a a a		Valu	umman			)AH			<u>نځ)</u>	•		i.
Expansion RAM Siz	on 2e	FFB	DH					Н			ROM emei				DBH DCH				<u>_н</u>	-	
Special	Version	FFB	EH					Н	다	neck			Н		DDH				_Н		i
Cartridge (Sub-nui	еТуре	FFB	FH					Н	CI	neck	Sum	1	L H		DEH DFH		_		<u>_н</u> _н	-	İ
* Write ec	quivalent	letter in	pare	enthe	esis "	( )".														-	
Game	Title	Regi	stra	atic	on																1 
_			0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	_		I
	Game N	lame																	1		1
FFC0	Code (A	SCII)													Í				Κī		/
	Game N	ame								adaa a		Гр	ata R	egistra	tion			5	۲,		

\* Use code 20 (H) to fill space and unused area.

(Continued on reverse side)

FFD0

Code (ASCII)

Asses of the

#### **ROM Version**

Mask ROM	0	01	2	3	
EP-ROM	0	<b>1</b>	□2	3	4 5 5 E (Interim)

# **Memory Configuration**

ROM	Size: N	Bit	High Spee	d Requir	red?		es		No
RAM	No	s	ize:		Bit				
	☐ Yes	Ва	attery Back L	Jp?		• [	] Ye	es	
External Co- processor		Su Da Su Da SA	P (DSP) per FX (Expa ta back-up: per FX2 (Exp ta back-up: -1 Internal R ner:	ansion R	s □N RAM_ s □N	lo B lo ∙up:			

#### **Check Sums**

EP-ROM Configuration	MBits xPcs Manufacturer:	s x 1 Set	Model No.:							
ROM 0	Н	ROM 4	H							
ROM 1	Н	ROM 5	Н							
ROM 2	Н	ROM 6	Н							
ROM 3	Н	ROM 7	Н							
Total Affix a label t and ROM Nu										

#### **File Names**

Floppy Disk		SHD	HD Pc:	s x 1 Set	
Configuration	File Name	HEX Code		File Name	HEX Code
FILE 0		Н	FILE 1		Н
FILE 2		Н	FILE 3		Н
FILE 4		Н	FILE 5		Н
FILE 6		Н	FILE 7		Н

#### **Special Programming**

Special Programming?	T Yes (	) 🗖 No

#### **Remarks:**

#### Instructions for Super NES Software Specification

- 1. Game Title, Product Code, Scheduled Release Date, Accessories, Overseas Version, Company, Contact, Address, Telephone No., Fax No., submission date and method.
  - Product Code (4 digits) will be determined by Nintendo.
  - Scheduled release date should be entered.
  - Game Title includes sub-title if any.
  - Indicate accessories other than standard controller which can be used.
  - If the product has been sold, or is to be sold in another country; write the game title, country, and the scheduled release date in that country.
  - Company, Contact, Address, Telephone No., Fax No. must be completed.
  - Submission date and method of submission should be entered.

#### 2. ROM Registration Data

• Write the contents registered in the indicated addresses of the master ROM. Refer to "Description of ROM Registration Data Specification" for details. Enter ASCII characters in areas marked with parenthesis "()".

#### 3. Game Title Registration


• Enter the game title registered in the master ROM using ASCII characters and their ASCII codes. Refer to "Character Code List for Game Title Registration".

#### 4. ROM Version

- Mask ROM Version The Mask ROM Version number starts from 0 and increases for each revised version sent for changes after starting production.
- EP-ROM Version The EP-ROM Version number starts from 0 and increases for each revised version sent for approval.

#### • Example

	First	Second	Third	_	Fourth	Fifth
Mask ROM Version	0	0	0	Change after first production	1	1
EPROM Version	0	1	2		0	1
Version on Title Label of ROM	0.0	0.1	0.2		1.0	1.1



#### 5. Memory Configuration

- Enter the memory configuration of the product.
- Enter ROM size and whether or not High Speed Mode (3.58MHz operation) is required.
- RAM

If RAM is used, enter memory size and indicate whether or not Battery Backup is used.


• External Co-processor If an external co-processor is used (i.e., DSP1, Super FX), select the configuration used.

#### 6. Check Sums

• Enter the check sum of each ROM submitted. To calculate the check sum, add each byte in the ROM data. The lower 2 bytes of the resulting value is the check sum. Enter the check sum for each ROM submitted for the master program and the total of their individual check sums. The total is calculated by simply adding the individual check sums. This method of calculation is different from the check sum on the ROM Registration Specification.

#### 7. File Names

• Write the file name of each disk using the following conventions.



For example,

If the Game Code is AAAE, ROM version is 0.1, and ROM size is 8M; the first disk (Disk 1 of 1) should be named: "AAAE01-0.SFC" (8M file).

If, on the other hand, the Game Code is MW, ROM version is 1.0, and ROM size is 20M;

1st Disk (1 of 3) = "MW\_E10-0.SFC" (8M file) 2nd Disk (2 of 3) = "MW\_E10-1.SFC" (8M file) 3rd Disk (3 of 3) = "MW\_E10-2.SFC" (4M file)

Note that when the Game Code only uses 2 digits, a bar "\_" is inserted in the 3rd digit's place and the destination code is inserted in the 4th digit's place.

#### 8. Special Programming

• If special programming is implemented, such as for the purposes of copyright protection, it should be indicated. Also, the contents of the special programming must be explained in writing.

Note: When more than one ROM is required for the game program, all ROMs submitted as a set should be the same part number.

#### 9. Remarks

• If a special configuration of game pak is used, please note the special configuration here. Write the name of the evaluation board which was used for debugging the game. Please write the full name as printed on the board. For example,

SHVC-4PV5B-10

• If several boards were used for debugging the game, all boards must be listed.

	00	10	20	30	40	50	60	70	80	~	<b>F</b> 0
0	1 St. At 5. SOL 322		SP	0	@	Р	6	р		an seco	
1			!	1	Α	Q	а	q			
2			"	2	В	R	b	r			
3			#	3	С	S	С	S			<b>N</b> .
4			\$	4	D	Т	d	t			
5			%	5	Е	U	е	u			
6			&	6	F	V	f	v			
7			,	7	G	W	g	w			
8	<b>.</b>		(	8	Н	Х	h	x			
9			)	9	Ι	Y	i	У			
Α			*	:	J	Ζ	j	Z			
В			+	;	κ	[	k	{			
С		ere .	,	<	L	¥	1	1		•	
D			-	Η	М	]	m	}			
E	6.000 <sup>-0</sup>			>	Ν	^	n	~			
F			/	?	0	_	0				


### Character Code List for Game Title Registration

Note 1:Do not use characters in shaded areas.Note 2:"SP" means space.

Example: If ASCII character is A, ASCII code is 41.

#### ROM Registration Data Specification

- 1. Insert the game title and Super NES game specification at the specified addresses in the ROM.
- 2. The ROM Registration Data area is 48 bytes from address 00:FFB0H ~ 00:FFDFH in Super NES Memory.
- 3. The address in ROM for registration data, using Map Mode 20, is 007FB0H ~ 007FDFH.
- 4. The address in ROM for registration data, using Map Mode 21, is 00FFB0H ~ 00FFDFH.
- 5. The address in ROM for registration data, using Map Mode 23 (SA-1), is 007FB0H ~ 007FDFH.
- 6. The address in ROM for registration data, using Map Mode 25, is 40FFB0H ~ 40FFDFH.
- 7. ROM registration data should be stored using the format below.



8. The following data will be stored in Super NES Memory for *every* Super NES game.

00:FFB6H ~ 00:FFBCH = 00H 00:FFDAH = 33H SNES DEVELOPMENT MANUAL

#### Description of ROM Registration Data Specification

1. Maker Code (FFB0H, FFB1H)

Enter the 2-digit ASCII code assigned by Nintendo. Refer to the Nintendo/ Licensee contract, if in doubt. All letters must be in upper case.

For example; If Maker Code is 01, the ASCII code for 0 (30H) is stored at FFB0H and the ASCII code for 1 (31H) is stored at FFB1H.

If Maker Code is FF, the ASCII code for F (46H) is stored at FFB0H and FFB1H.

2. Game Code (FFB2H ~ FFB5H)

Enter the 4-digit Game Code assigned by Nintendo in ASCII. All letters must be in upper case.

For Example; If Game Code is "SMWJ", the following ASCII codes will be entered at the indicated addresses.

 $53H (S) \Rightarrow FFB2H$   $4DH (M) \Rightarrow FFB3H$   $57H (W) \Rightarrow FFB4H$  $4AH (J) \Rightarrow FFB5H$ 

If a game program which was previously assigned a 2-digit Game Code is to be manufactured again, the original 2-digit code will be entered followed by 2 "Space" codes. The ROM submission sheet should be completed in the same manner.

For example;

If Game Code is "MW", the following ASCII codes will be entered at the indicated addresses.

4DH (M)  $\Rightarrow$  FFB2H 57H (W)  $\Rightarrow$  FFB3H 20H (space)  $\Rightarrow$  FFB4H 20H (space)  $\Rightarrow$  FFB5H

3. Fixed Value (FFB6H ~ FFBCH)

Store fixed value 00H at addresses FFB6H ~ FFBCH.

#### 4. Expansion RAM Size (FFBDH)

Enter the size of the expansion RAM installed in the game pak using the table below. If the size used is not listed below, choose the next larger size which is listed.

For example, enter the size of the RAM used for Super FX co-processor. If no expansion RAM is installed, enter 00H at address FFBDH.

For game paks which use the SA-1, enter 00H at address FFBDH. Enter the size of the RAM used as BW-RAM at address FFD8H.

FFBDH	Size of Expansion RAM	
00H	None	
01H	16 KBit	
03H	64 KBit	
05H	256 KBit	
06H	512 KBit	
07H	1 MBit	

5. Special Version (FFBEH)

This is only used under special circumstances, such as for a promotional event. The code 00H should be entered under normal circumstances.

6. Cartridge Type Sub-Number (FFBFH)

This is only assigned when it is necessary to distinguish between games which use the same cartridge type. The code 00H is normally assigned.

7. Game Title (FFC0H ~ FFD4H)

Enter the game title using ASCII code (JIS 8 bit). Refer to "Character Code List for Game Title Registration" for characters which may be used. The code "20H" should be used for a space and for all unused areas. The game title registered should be close to the title under which the game will be marketed, not a temporary name used for development purposes.

#### 8. Map Mode (FFD5H)

This location is used to store the map mode and the speed of operation for the Super NES CPU. Select the appropriate code from the table below.

FFD5H	Map Mode	Super NES CPU Clock
20H	Mode 20	2.68 MHz (normal speed)
21H	Mode 21	2.68 MHz (normal speed)
22H	Reserved-Future Use	
23H	Mode 23 (SA-1) 2.68 MHz (normal spee	
25H	Mode 25	2.68 MHz (normal speed)
30H	Mode 20	3.58 MHz (high speed)
31H	Mode 21	3.58 MHz (high speed)
35H	Mode 25	3.58 MHz (high speed)

.

#### 9. Cartridge Type (FFD6H)

Indicate the game pak (cartridge) configuration. Use one of the tables below, depending upon whether or not a co-processor is used.

Without Co-processor

FFD6H	Game Pak (Cartridge) Configuration	
00H	ROM Only	
01H	ROM + RAM	
02H	ROM + RAM + Battery	

With Co-processor

FFD6H		Game Pak (Cartridge) Configuration	
Upper	Lower	Game Pak (Cartinuge) Configuration	
0 <b>≭</b> H	-	Co-processor = DSP	
1*H	-	Co-processor = Super FX	
2 <b>≭</b> H	-	Co-processor = OBC1	
3 <b>≭</b> H	-	Co-processor = SA-1	
E*H	-	Co-processor = Other	
F*H	-	Co-processor = Custom Chip	
-	<b>≭</b> 3H	ROM + Co-processor	
-	<b>≭</b> 4H	ROM + Co-processor + RAM	
-	<b>≭</b> 5H	ROM + Co-processor + RAM + Battery	
-	*6H	ROM + Co-processor + Battery	

For example;

If a game pak uses the Super FX as its co-processor and contains a 256K Expansion RAM as game pak RAM for battery backup, store 15H at address FFD6H. In this case 05H would be stored at address FFBDH and 00H would be stored at address FFD8H.

If a game pak uses a DSP as its co-processor and no RAM, store 03H at address FFD6H. In this case 00H would be stored at addresses FFBDH and FFD8H.

If a game pak uses the SA-1 as its co-processor with 64K SRAM and battery, store 35H at address FFD6H. In this case, 00H would be stored at address FFBDH and 03H at address FFD8H.

#### 10. ROM Size (FFD7H)

The program ROM size is stored at this address. Select the appropriate code from the table below.

FFD7H	ROM Size
09H	3 ~ 4M Bit
0AH	5 ~ 8M Bit
0BH	9 ~ 16 M Bit
0CH	17 ~ 32M Bit
0DH	33 ~ 64M Bit

#### 11. RAM Size (FFD8H)

The CPU RAM size is stored at this address. Select the appropriate code from the table below. If CPU RAM is not installed in a game pak, store 00H at address FFD8H. If only expansion RAM (game pak RAM) is installed, such as the one used with the Super FX co-processor, 00H is also stored at address FFD8H. The BW-RAM size for an SA-1 game pak should be stored at this address.

FFD8H	RAM Size
00H	No RAM
01H	16K Bit
03H	64K Bit
05H	256K Bit
06H	512K Bit
07H	1M Bit

For example;

If a game pak does not contain a co-processor and uses a 64K RAM for battery backup, store 03H at address FFD8H. In this case 00H is stored at address FFBDH and 02H is stored at address FFD6H.

If a game pak uses the Super FX as its co-processor and contains a 256K Expansion RAM as game pak RAM for battery backup, store 00H at address FFD8H. In this case 05H is stored at address FFBDH and 15H is stored at address FFD6H.

12. Destination Code (FFD9H)

Store the code, from the table below, which best describes where the product will be sold.

FFD9H	Destination (Language)	ROM Recognition Code (Fourth digit of Game Code)
00H	Japan	J
01H	North America (USA and Canada)	E
02H	All of Europe	Р
03H	Scandinavia	W
06H	Europe (French only)	F
07H	Dutch	Н
08H	Spanish	S
09H	German	D
0AH	Italian	Į
0BH	Chinese	С
0DH	Korean	K
0EH	Common	А
0FH	Canada	Ν
10H	Brazil	В
	Nintendo Gateway System	G
11H	Australia	U
12H	Other Variation	Х
13H	Other Variation	Y
14H	Other Variation	Z

.

- 13. Fixed Value (FFDAH) Store fixed value 33H at address FFDAH.
- 14. Mask ROM Version (FFDBH)

Store the version number of the mask ROM released to the market as a product. The number begins with 0 at production and increases with each revised version.

15. Complement Check (FFDCH, FFDDH)

Store the 1's complement of the lower 2 bytes of the program check sum in the order of; FFDCH, lower and FFDDH, upper. Refer to "Check Sum", below, for calculation of the check sum.

<u>(FFDEH, FFDFH) + (FFDCH, FFDDH) = FFFFH</u> Check Sum Complement Check

16. Check Sum (FFDEH, FFDFH)

First, store 0FFH into the complement check area (FFDCH, FFDDH) and 00H into the check sum area (FFDEH, FFDFH). Then add each byte in the ROM data. If ROM size cannot be expressed evenly in  $2^{n}$ M bit, such as 10M or 20M bit, add the remainder until a total of  $2^{n}$ M bit is reached.

For example, If the program contains 12M bit, perform the calculation as if it were 16M bit as shown below.

	Remainder
First 8M bit (2 <sup>3</sup> M bit)	Last 4M bit
	Treat as 2-4M bit
12M bit	
16	M bit (2 <sup>4</sup> M bit)

(Total of first 8M bit) + [(Total of last 4M bit) x2] = Check Sum

For 10M bit, perfrom the calculation as if it were 16M bit. (Total of first 8M bit) + [(Total of last 2M bit) x4] = Check Sum

For 20M bit, perform the calculation as if it were 32M bit. (Total of first 16M bit) + [(Total of last 4M bit)  $\underline{x4}$ ] = Check Sum

For 24M bit, perform the calculation as if it were 32M bit. (Total of first 16M bit) + [(Total of last 8M bit)  $\underline{x2}$ ] = Check Sum

Next, store the lower 2 bytes of the check sum value into the check sum area (FF-DEH, FFDFH). FFDEH will contain the lower byte and FFDFH will contain the upper byte.

Then, store the lower 2 bytes of the complement check in registers FFDCH and FFDDH.

#### Data Storage on Floppy Disk

- 1. Use 3.5" DSHD or HD diskettes in MS-DOS IBM format.
- 2. File data must be in ROM image binary format and not compressed. The maximum data size on a disk is 8M bit. If the program being submitted is larger than 8M bit, the program should be divided and recorded on multiple disks. The last disk must be written to use the full 8M bit.
- 3. The file name for the disk is determined as follows;

XX -X . SFC
T <sup>⊥</sup> Disk Number
ROM Version
Game Code (4 digits of Product Code)

for example, "AAAJ01-0.SFC".

- 4. A seal must be affixed to each disk to specify company name, game title, game code, ROM version, date, and disk number.
- 5. For SA-1 games, don't split data by even and odd addresses.

# Super NES Cartridge PCB List

#### **Production PCB List\*1**

Part Number	Production PCB	ROM	RAM	Other
22536	SHVC-1A0N	1M/2M/4M/8M	None	
22537	SHVC-1A1B	1M/2M/4M/8M	16K	Batt.
22538	SHVC-1A3B	1M/2M/4M/8M	64K	Batt.
22539	SHVC-1A5B	1M/2M/4M/8M	256K	Batt.
22540	SHVC-1B0N	1M/2M/4M/8M	None	DSP1
24468	SHVC-1B5B	1M/2M/4M/8M	256K	DSP1, Batt

#### **Evaluation PCB List\*2**

Part Number	Evaluation PCB	ROM	RAM 🦪	
22427	SHVC-2P3B	1M/2M/4M/8M	None/64K	Battery & 64K SRAM
21945	SHVC-1P0N	1M/2M/4M	None	
24470	SHVC-2Q5B	1M/2M/4M/8M	None/64K/256K	Battery*4,5
25474	25474 SHVC-4PV5B 4M/8M/12M/16M		None/16K/64K/ 256K	Battery*5
33366	SHVC-4PV7B	4M/8M/12M/16M/24M <sup>*7</sup>	None/512K/1M	Battery & 1M SRAM
28626	SHVC-8PV5B	4M ~ 32M or 4M ~ 64M	None/16K/64K/ 256K	Battery*5
26011	SHVC-2QW5B	4M/8M/12M/16M	None/64K/256K	Battery* <sup>4,5</sup>
28625	SHVC-1RA3B6S	SHVC-1RA3B6S 4M or 8M		Battery & GSU1
28760	SHVC-4QW5B	1M ~ 32M	None/64K/256K	Battery*4,5
22410* <sup>3</sup>	SHVC-Multi Checker	1M/2M/4M/8M/16M	None/256K/1M	Battery & 256K SRAM
32321	SHVC-8X7B	4M ~ 32M	None/512K/1M	Battery & 1M SRAM

Notes:

- 1) Mask-ROM should be used on a Production PCB. Production PCBs listed above are bare boards.
- 2) EP-ROM should be used on an Evaluation PCB. Evaluation PCBs listed above are assemblies. 3) SHVC Multi Checker must only be used with SHVC (Japanese Super NES) in
- order to evaluate SNS software.
- 4) DSP1 must be purchased separately.
- 5) Static RAM(S-RAM) must be purchased separately.
- 6) The 512K SRAM used with GSU may be configured for battery back-up RAM.
- 7) 24M requires change of PLD.


# 21.3 GAME PAK PCB MEMORY MAPPING


The following memory maps are provided for reference. Only the most commonly used memory maps have been included. For information regarding memory maps which are not shown here, contact NOA's Licensee Support Group at (206) 861-2715. SUPER NES SOFTWARE SUBMISSION REQUIREMENTS

Usable RAM	64K		20 1F 10 0F 00 BANK		-	атоой 0000 2000	1FFF	
ROM Size	1M ~ 8M		50 4F 40 3F 30 2F 20 1F	<b>¤0∑</b> +	e Image	αOΣ	<u> </u>	RAM (64 Kbit)
n Mapping Usable EPROMs	1/2/4M		80 /F /0 6F 60 5F	τοΣ~ π<Σ	Image Image Image	۳.02 ۳.42	Image	7D RAM (64 Kb
Mapping	20	40 OF	BU AF AU 9F 90 8F	ŒO∑∾	Image			
PCB Configuration	•		ruer eyur uyur cubr bu	£0≥~	Image Image	τ0Σ 	е 	
PCB Configuratio				⊈∢Σ	Image	£∢3	Image	


1. A.

.







1-2-27




	VELO		MANUAL				1 *	
Auxillary Device	DSP			OM2 are not continuous.	FFFFH of bank FFH of each bank of DSP area.	FFFH of bank 3F H of each bank of DSP area.	Note: Use C000H/8000H for a port to read from and write to DSP.	
A Size Usable RAM	None/64K/256K	lze zolte toloe ool BANK		The ROM2 area always starts from bank 10. If 1 Mbit (00H~03H) or 2 Mbit (00H-07H) EPROM is used for ROM1, and ROM2 is used, ROM 1 and ROM2 are not continuous. The DSP image appears in bank B0-EF, but do not use this area in the high speed mode. The RAM image appears in bank F0-FF, but do not use this area in the high speed mode.	The status image in address C000H⊸FFFFH of bank 3F is generated in address C000H⊸FFFH of each bank of DSP area.	The data image in address 8000HBFFFH of bank 3F is generated in address 8000HBFFFH of each bank of DSP area.	Note: Use C000 read from and v	
RON	1/2/4/5/6/8M	6015F 5014F 4013F 30	2 2 2 3 5	H) EPROM is used for ROM1 mode.	Bank 30~3F (B0~BF) S A T T C C C C C C C C C C C C C C C C C	Сооон	A 8000H Enlarged DSP Area	
Usable EPROMs	1M/2M/4M	9F 90 8F 80 7F 70 6F		it (00H03H) or 2 Mbit (00H07H) EPI use this area in the high speed mode. use this area in the high speed mode.		The image of bank 70 is generated in address 0000H~7FFFH and 8000H~FFFFH of bank 71~7D and F0~FF.		
Mapping U	20	COBF BOLAF AO	Dove T age	om bank 10. If 1 Mb < B0~BF, but do not k F0~FF, but do not				
PCB Configuration		FF FOLEF EOLDF DOLCF C	Er≺≥ ege	The ROM2 area always starts from The DSP image appears in bank The BSM image appears in bank	Bank 70~7D 256K	256K 7FFFH	Enlarged RAM Area	



#### SUPER NES SOFTWARE SUBMISSION REQUIREMENTS





#### SUPER NES SOFTWARE SUBMISSION REQUIREMENTS

SNE	SDE	VELOPME	NIN	IAN	JAL		× .	2		
8M or Less	Auxillary Device	DSP							F for a port to Then	
Mode 20 (4M x 2 pcs) ROM Size is 8M or Less	Usable RAM	None/16K/64K/256K		30 2F 20 1F 10 0F 00 BANK		α α α α α α α α α α α α α α	1		Note: Use C000H/8000H of bank 3F for a port to read from and write to DSP when the ROM size is 8M or less.	
	ROM Size	1/2/4/6/8/12/ 16/24/32M		60 5F 50 4F 40 3F 3	۵۵۵		mode. during Mode 20 operation. (	Bank 3F S T A T S T A		Enlarged DSP Area
V5B PCB MEMORY MAP	Usable EPROMs	1M/2M/4M/8M		A0 9F 90 8F 80 7F 70 6F	R 2 ≊ O R Image Image	α⊲Σ	t use this area in the high speed hen the ROM size is 8M or less		The image of bank 70 is appears in address 0000H∼7FFFH of bank 71~7D and F0∽FF.	
SHVC-4QW5B	Mapping	20 or 21		COBF BOAF AO			tk F0-FF, but do not tiched to bank 3F wi	_		
Figure 2-21-9	PCB Configuration			FF FO EF EO DF DO CF		RAA Tage	The RAM image appears in bank F0-FF, but do not use this area in the high speed mode. Ensure that the DSP area is switched to bank 3F when the ROM size is 8M or less during Mode 20 operation. (DSW1 [8] should be On.)	Bank 70-7D 256K	64K	D7FFH 07FFH 0000H Enlarged RAM Area

#### SNES DEVELOPMENT MANUAL

1-2-33

<b>L</b>													
is 12M or Greater	Auxillary Device	DSP	F				7		000H∼7FFFH of bank 60∼6F		0H~3FFFH of bank 60~6F	Note: Use 4000H/0000H for a port to read from and write to DSP.	
Mode 20 (4M x 4 pcs) ROM Size is 12M or Greater	Usable RAM	None/16K/64K/256K		30 2F 20 1F 10 0F 60 DAWA			00. (DSW1 [8] should be Off.)		The status image in address 4000H~7FFFH of bank 60~6F appears in bank E0~EF.		The data image in address 0000H~3FFFH of bank 60~6F appears in bank E0~EF.	Note: Use 400 read from	
le 20	<sup>0</sup>	7 5/	ļ	±0≥∢			operati			2000	5	H0000	
	ROM Size	1/2/4/6/8/12/ 16/24/32M		60 5F 50 4F 40		<u>വസമ</u>	d mode. 1 mode. 1 mode. 1 sater during Mode 20	Bank 60 (E0)	STATUS (Read Only)	4000H	DATA (Read/Write)	H0000	Enlarged DSP Area
5В РСВ МЕМОRY МАР	Usable EPROMs	1M/2M/4M/8M		94 90 8F 80 7F 70 6F 2 A A A A A A A A A A A A A A A A A A A	Image Image 7D		L I I I I I I I I I I I I I I I I I I I	- (EF)		k 70 is appears		J	ш
SHVC-4QW	Mapping	20 or 21			Image Image		k F0~FF, but do not k E0~EF, but do not k E0~EF, but do not tched to bank 60 wh				bank 71∼7D and F0∽FF.		
Figure 2-21-10	PCB Configuration					Town	The RAM image appears in bank F0~FF, but do not The DSP image appears in bank E0~EF, but do not Ensure that the DSP area is switched to bank 60 wh		Bank 70~7D 256K		64K	07FFH 16K 0000H Enlarged RAM Area	
	PCE				۵ 	T A A A A A A A A A A A A A A A A A A A	The RA The DS Ensure						

1-2-34

		- Statut ĉ.		
	Auxillary Device	DSP	oom_7FFFH of bank 00~0F	in address 6000H~6FFFH of bank 00~0F bank 80~8F. Note: Use 7000H/6000H for a port to read from and write to DSP.
Mode 21 (4M x 4 pcs)	Usable RAM	None/16K/64K/256K	30     2F     20     1F     10     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     00     <	The data image in address 6000H~6FFFH of bank 00~0F is generated in bank 80~8F. Note: Use 7000H/6000H for a port to read from and write to DSP.
	ROM Size	1/2/4/6/8/12/ 16/24/32M	F     60     5F     50     4F     40     3F     33       R     R     R     R     R     R     80     80     80       R     R     R     R     R     R     80     9     9     9       R     R     R     R     R     R     R     R     R       R     R     R     R     R     R     R     R       R     R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R     R     R     R     R     R       R	DATA (Read/Write) 6000H Enlarged DSP Area
SHVC-4QW5B PCB MEMORY MAP	Usable EPROMs	1M/2M/4M/8M	Fr       Fo       Fo <td< td=""><td></td></td<>	
SHVC-4QW	Mapping	20 or 21	F     D0     CF     C0     BF     B0     AF       A     A     A     A     A     A       A     A     A     A     A       A     A     A     A     A       A     A     A     A     A       B     A     A     A     A       A     A     A     A     A       A     A     A     A     A       B     A     A     A     A       B     A     A     A     A       A     A     A     A     A       B     B     B     A     A       B     B     B     B     B       B     B     B     B     B       A     B     B     B     B       C     C     C     B     B       C     C     C     B     B       C     C     C     B     B       C     C     C     B     B       C     C     C     B     B       C     C     C     C     B       C     C     C     C     B <t< td=""><td>(256K) (256K) (256K) Bathe RAM area, while RAM area image.</td></t<>	(256K) (256K) (256K) Bathe RAM area, while RAM area image.
Figure 2-21-11	PCB Configuration		FF F0 The ROM image in address 8 Puring Mode 21, the RAM AR F + + + + + + + + + + + + + + + + + + +	s the stream in the

1-2-35

Super NES EPROM Selection Tables

	PCB ASSY	EPROM USED*	REMARKS
	SHVC-2P3B ASSY	27C1001/27C2001/27C4001	64K SRAM Installed
Θ	Cartridge Evaluation Kit (SHVC-2P3B)	Same as above	25 Units per Kit
	SHVC-4PV5B ASSY	27C4001/27C8001	Up to 24M by changing PLD
3	Cartridge Evaluation Kit (SHVC-4PV5B)	Same as above	25 Units per Kit
3	SHVC-4PV7B ASSY	27C4001/27C8001	Up to 24M by changing PLD 1M SRAM Installed
4	SHVC-8PV5B ASSY	27C4001/27C8001	
£	SHVC-2Q5B ASSY	27C1001/27C2001/27C4001	
9	SHVC-2QW5B ASSY	27C4001/27C8001	
Ø	SHVC-4QW5B ASSY	27C1001/27C2001/27C4001/27C8001	
8	SHVC Multi-Checker 2021	27C1001/27C2001/27C4001/27C8001	256K SRAM Installed
6	SHVC-8X7B.ASSY	27C4001	1M SRAM Installed
0	SHVC-8PV5B.ASSY-64M	27C8001	

\*Note: Use EPROM listed above or one with the same pin locations.

1-2-36

NoSFAM         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O         O <th>С Р</th> <th>ROM size</th> <th>2M</th> <th>4M</th> <th>8M</th> <th>10M</th> <th>12M</th> <th>16M</th> <th>20M</th> <th>24M</th> <th>32M</th> <th>specification</th>	С Р	ROM size	2M	4M	8M	10M	12M	16M	20M	24M	32M	specification
0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		No SRAM	0	0	0	0	0	0	0	0	0	
0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0		16K	0	0	0	0	0	0	4	<b>A</b>	⊲	
0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	SRAM	64K	0	0	0	0	0	0	0	0	0	
0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0	AZIS	256K	0	0	0	0	0	0	4	4	⊲	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		512K	0	0	0	4	٩	0	٩	4	٩	
2M         4M         8M         10M         12M         16M         20M         24M         32M           0         0         0         0         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ		1M	0	0	0	⊲	4	0	۵	Þ	4	1 <sup>11</sup> 20. <sup>11</sup> 1
M size         2M         4M         8M         10M         12M         16M         20M         24M         32M           No SRAM         O         O         O         O         A         A         A         A         A           No SRAM         O         O         O         A         A         A         A         A           16K         A         A         A         A         A         A         A         A           64K         O         O         O         O         O         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A         A	or DSF	, (77C25)]										
No SRAM         O         O         O         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D         D </td <td>ROI</td> <td>M size</td> <td>2M</td> <td>4 M</td> <td>8M</td> <td>10M</td> <td>12M</td> <td>16M</td> <td>20M</td> <td>24M</td> <td>32M</td> <td>specification</td>	ROI	M size	2M	4 M	8M	10M	12M	16M	20M	24M	32M	specification
16K       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ       Δ <td></td> <td>No SRAM</td> <td>0</td> <td>0</td> <td>0</td> <td>4</td> <td>4</td> <td>4</td> <td>4</td> <td>Ā</td> <td>٩</td> <td></td>		No SRAM	0	0	0	4	4	4	4	Ā	٩	
64K         O         O         O         O         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ         Δ	SRAM	16K	4	4	۵	Φ	Φ	Δ	4	Ā	4	
	size	64K	0	0	0	0	0	0	Δ	٩	4	
		256K	0	0	0	4	Δ	4	Δ	Δ	4	

#### SNES DEVELOPMENT MANUAL

)	ROM size	ZM	4 M	8M	10M	12M	16M	20M	24M	32M	specification
	No SRAM	0	0	0	0	0	0	0	0	0	
	16K	0	0	0	Φ	0	0	4	Þ	4	
SRAM	64K	0	0	0	0	0	0	0	0	0	
SIZE	256K	0	0	0	0	0	0	4	4	4	
	512K	Δ	4	Þ	Δ	Δ	٩	4	4	4	
	ħ	4	4	٩	٩	٩	٩	٩	٩	4	-

SHVC Cartridue List (21 Man Production Type)

[fol

ROI	ROM size	ZM	4M	8M	10M	12M	16M	20M	24M	32M	specification
	No SRAM	0	0	0	٩	۷	0	4	0	0	
SRAM	16K	0	0	0	0	0	0	۷	4	4	
Size	64K	Δ	Δ	Δ	0	0	0	Δ	4	4	
	256K	Q	4	4	⊲	۷	۷	٩	▼	⊲	

- 00
- Now available.
   In development. Please submit "Price Quote Request for Super NES Cartridge" to the Licensing Department of NOA.
   No plan for development at this time. If necessary, please submit "Price Quote Request for Super NES Cartridge" to the Licensing Department of NOA five months prior to the release date.  $\triangleleft$

Note: Back-up RAM sizes of 512K bit and 1M bit are under development. If required, contact NOA Licensing Department.

#### THIS PAGE INTENTIONALLY LEFT BLANK

# **Price Quote Request for Super NES Cartridge**

Please send this form to Nintendo of America Inc. Attn.: Juana Tingdale, Licensing Department by Fax at (206) 861-2173.

Release Date(M/D/Y) Quantity	1	1	Game Title	
Quantity				
			Contact	
Specification			Telephone No.	
<rom size=""> <ram specification=""> <backup> <co-processor></co-processor></backup></ram></rom>	Yes / No	MBit Bit / wi	to be determined thout RAM 5 (original program	· · · · · · · · · · · · · · · · · · ·
		(ple	ase circle)	

□任天堂記入欄 FOR NCL	USE ONL	Y		業務部
⑨ 業務課受領者		業務課受領者	技術課担当者	部長
⑩ 技術課担当者				
<ol> <li>         ① 設計担当部署     </li> </ol>				
<備 考 闌>				
		L		
	•••		Ē	Q計担当部
<コメント>	⑫ 予想開発期	間 平成 分	∓月日	貞
	受領署設	計担当 検 日	口 検 印	部長
※ EPROM基板の開発予定等・・				

Chapter 1. Introduction

The following is a brief discussion of basic concepts used to display game characters on the home television set. Even if you have developed software for the Nintendo Entertainment System (NES), please review this information.


# 1.1 PICTURE IMAGE GENERATION

The picture on a color television set consists of 525 horizontal lines with each line having color information. The broadcasting station breaks the picture into lines as shown in the figure below.

The odd numbered lines are converted to electronic signals from the top to the bottom of the screen. The remaining even numbered lines are converted from the top to the bottom in the same way.

This method, in which a trace is generated and displayed for every other line, is called the 'INTERLACE" method. The electronic signal which has been transmitted is converted to a light signal and will create traces on the television screen in the same order generated.

The act of tracing light on the screen is called "scanning". The period while scanning the odd numbered lines is called the "1st field". The period while scanning the even numbered lines is called the "2nd field." A scan period on the screen is called "one frame". During the period of one frame, the first and second fields are displayed in sequence. Because 1/60 of a second is required to produce one field, 1/30 of a second is required to produce one frame. Therefore, a certain point on the screen is radiated only every 1/30th of a second. Due to the afterimage seen by the human eye and the luminescence of the CRT, the picture does not normally appear to flicker.




(NCL PG 2)

#### 1.2 SUPER NES DISPLAY

The picture display on the Super Nintendo Entertainment System (Super NES) has two modes. One is an interlace mode, based on the television system. The other is a non-interlace mode, in which one frame takes 1/60th of a second. In the non-interlace mode the same position is scanned every field. Each frame consists of only 262 lines, half that of the interlace mode. There appears to be no flickering compared to the interlace mode, since each point on the screen is radiated every 1/60th of a second.

#### 1.3 BLANKING

The screen is scanned from left to the right and from top to bottom (see Figure 1-1-2). After scanning the screen from left to right, horizontal blanking occurs to prevent the electron beam from being seen as it returns to the left side of the screen. When the beam reaches the bottom right hand side of the screen, vertical blanking occurs to allow the beam to reposition at the top left of the screen without being seen. The NES and the Super NES use this blanking efficiently to display the various movements of characters.



(NCL PG 3)

# Chapter 2. Object (OBJ)


## 2.1 OUTLINE

This function can display an object in a certain position on the screen. The characters, such as the UFO or the missile of a space game, look like they are moving. If the character's picture is replaced at the same time the point is moved, animation effects can occur (such as "Mario" character looking like he is walking).

## 2.2 FUNCTION

The maximum number of OBJ's that can be displayed on the screen is 128 and there are four sizes. Two sizes can be selected in one frame and one size can be selected for each OBJ. There are 8 color pallets for OBJ's and one pallet can be selected for each OBJ. One color pallet has 16 color codes out of 32,768 colors. Therefore, each OBJ in the picture is drawn by 16 colors. Each of the 128 objects that may be displayed on the screen at one time has its own priority order, which will decide the display priority if 2 or more OBJ's are overlapped. In addition, there is the Flip function of "up-down," and "left-right," "BG Priority Order" and the "Priority Order" shifting function.

(NCL PG 4)



(NCL PG 5)

# Chapter 3. Background (BG)

# 3.1 OUTLINE

The background for OBJ, such as Mario, can be displayed on the screen and scrolled up, down, left or right. This helps the game effect.

# 3.2 FUNCTION


There are 8 kinds of BG mode. In BG mode 0 thru 6, there is a difference depending on the combination of numbers of screens, the numbers of the cell color, the resolution and the offset function. There are 4 screens provided and the number of the cell colors are 4 to 256. There are 3 kinds of the resolution selected from 256-dot x 224-dot, 512-dot x 224-dot, or 512-dot x 448-dot. The character size can be set "8-dot x 8-dot" or "16-dot x 16-dot" on each screen.

The offset value (scroll coordinate) can be set on each BG screen and the offset value can be changed every horizontal character unit, depending on the mode, so that the vertical partial scroll can be made. Eight pallets can be used per character, and H-Flip or V-Flip is available per character. Also, the priority order of BG and OBJ can be changed per character. (Refer to page A-19)

Mode-7 is a screen, which can rotate, enlarge or reduce. There are other functions for BG, such as mosaic, window, fixed color addition/subtraction, screen addition/subtraction, and H-Pseudo 512.

(NCL PG 6)

### 3.3 SETTING EXAMPLE



(NCL PG 7)

# Chapter 4. Mosaic


## 4.1 OUTLINE

The purpose of this function is to change BG screen to mosaic design and shade off a picture (refer to page A-7).

## 4.2 FUNCTION

A picture element of mosaic design can be changed to 15 sizes and a mosaic design can be selected for BG screen.

# 4.3 SETTING EXAMPLE



(NCL PG 8)

.

# Chapter 5. Rotation/Enlargement/Reduction

## 5.1 OUTLINE

In the BG Mode-7 function, more animation effects, are available to the screen through rotation, enlargement or reduction, and a scroll function.

## 5.2 FUNCTION

#### 5.2.1 TYPE I

There are 256 character numbers (8-dot x 8-dot size). Each dot can be one of the 256 colors, from a selection of 32,768 colors. In EXTBG mode, each dot can be one of 128 colors from a selection of 32,768 colors and each dot can have priority order. In this function, it is possible to scroll up, down, to the left or right. The center coordinate of rotation, enlargement and reduction can be set at a point either outside or inside of the display area. The rotation angle and vertical or horizontal magnification values are changeable. Also, horizontal flip and vertical flip on the display area are possible. In case the display area goes beyond the screen area, one of three choices can be selected in order to display the excess portion:

- 1) the back drop color
- 2) a single character (CHR# 0)
- 3) repetition (wrap) of the screen area

#### 5.2.2 EXTBG MODE(TYPE II)

EXTBG mode is originally provided as a function for the purpose of the LSI BG expand. For the Super NES, this function is used for rotation, enlargement and reduction in 128 colors with priority order..

(NCL PG 9)

### 5.3 SETTING EXAMPLE INITIAL SETTINGS · Clear each register Set register <2105H><sup>1</sup> BG Mode - 7 Settings Set register <212CH><sup>2</sup> Through main BG settings Set register <211AH> Screen Flip SETTINGS Screen Over 1. On EXTBG mode, EXT input of register <2133H> needs to be set. 2. Normally, BG1 should be set, but BG 2 should be set on EXTBG mode. FORCED BLANK Set register <2115H> V-RAM Address Sequence Mode H/L INC SETTINGS • Set register <2116H> ~ <2119H> V-RAM Address V-RAM Data SETTINGS (Transfer BG-SC data to lower address of V-RAM and character data to upper address of V-RAM by DMA) • Set register <2121H>, <2122H> CG RAM Address SETTINGS CG RAM Data (Transfer BG color data to CG {color generator} by DMA) V-BLANK Set register <210DH>, <210EH> "BG 1 H/V Offset" Settings Set register <211BH> ~ <211EH> "Matrix Parameter" Settings Set register <211FH>, <2120H> "Center Position" Settings DISPLAY

(NCL PG 10)

# Chapter 6. Window (Window Mask)

### 6.1 OUTLINE

This function limits the display area on the TV screen for BG and OBJ. This window can be set on the TV screen. BG and OBJ can be displayed inside or outside of this area.

## 6.2 FUNCTION

There are 2 windows. Each window can affect either the BG screen or OBJ and can be either internal or external masked. Four types of window mask logic (OR, AND, XOR and NXOR) can be selected for each BG and OBJ, using 2 kinds of windows simultaneously (refer to "Mask Logic Settings for Window 1 & 2" under "PPU Registers"). If this function is combined with the function of H-DMA, various shapes of the window will be formed, such as; a round shape, heart shape, or star shape. It is also possible to use this function combined with the screen addition/ subtraction and fixed color addition functions.

## 6.3 SETTING EXAMPLE


INITIAL SETTINGS

Clear each register
Enable BG to display (See BG Instruction)
Set register <2123H> ~ <2125H> "BG, OBJ, Color Window" Settings
Set register <2126H> ~ <2129H> "Window Position" Settings
Set register <212AH> ~ <212BH> "Window Logic" Settings
Set register <212EH>, <212FH> "Through MAIN (Window)" Settings "Through SUB (Window)" Settings
V-BLANK
Set H-DMA etc.

(NCL PG 11)

# Chapter 7. Main/Sub Screen

When displaying several BG and OBJ screens, the picture to be displayed in the overlapped portion is decided by two paths. One of them is called the main screen and the other is called the sub screen. The screen to be used for the main and sub screens can be selected by registers <212CH> and <212DH>. Furthermore, the data for the main and sub screens to be displayed is made according to the priority order. Unless the addition/ subtraction screen is done as follows, the "Main SW" of the "Color Window" in register <2130H> is normally on, and the "Sub SW" is normally off so that only the main screen is displayed (see page A-23).



(NCL PG 12)

## 7.1 SCREEN ADDITION/SUBTRACTION

#### 7.1.1 OUTLINE


This function is the addition (Overlapping Light) or the subtraction (Lens Filter) for the main screen and the sub screen in order to have the effect of transparency.

#### 7.1.2 FUNCTION

This function displays the result after the addition or subtraction of RGB data on the main screen and sub screen. This function can also select BG screen or OBJ data on the main screen to be added to or subtracted from the sub screen, similar to the figure below. However, when there is no screen data on the sub screen (screen is clear), the color constant explained on page 1-7-4 will be added or subtracted.

When the result of addition or subtraction exceeds 31, the value becomes 31. When the result of addition or subtraction is less than 0, the value becomes 0.

Please do not use this function on BG mode 5 or 6.




#### (NCL PG 13)

#### 7.1.3 SETTING EXAMPLE

#### INITIAL SETTINGS

- Clear each register
  - Enable BG to display (see BG instruction)
  - Enable OBJ to display (see OBJ instruction)
  - Set D1 of register <2130H> "CC ADD Enable" Settings



**NOTE**: When the main screen data is the OBJ, it will be added to or subtracted from the sub screen data only for the OBJ of the pallet code (4 to 7).

**NOTE:** When "1/2 Enable" of register <2131H> is enabled, the addition/ subtraction result of each RGB becomes 1/2.

(NCL PG 14)

# 7.2 COLOR CONSTANT ADDITION/SUBTRACTION


#### 7.2.1 OUTLINE

This function can perform addition (overlapped light) or subtraction (lens filter) with RGB value (color constant) set by the main screen and register <2132H>. This will change the color on the display area.

#### 7.2.2 FUNCTION

This function can perform addition/subtraction by using the RGB value (color constant) which is set by register <2132H> instead of the sub screen of the addition/subtraction screen described previously.

#### 7.2.3 SETTING EXAMPLE



(NCL PG 15)

7.3 COLOR WINDOW (Combination of Window & Addition/ Subtraction)

#### 7.3.1 OUTLINE


The Screen Addition/Subtraction or the Color Constant Addition/Subtraction can be performed inside or outside the window (only one or the other).

#### 7.3.2 FUNCTION

This function can select what portion of the window should be displayed and added or subtracted on each main screen and sub screen. The following is the function of window, the screen addition/subtraction and the color constant addition/subtraction.

#### 7.3.3 SETTING EXAMPLE

INITIAL SETTINGS



(NCL PG 16)

# Chapter 8. CG Direct Select

#### 8.1 OUTLINE

.....

On BG-1 in Mode 3, 4 and 7, the character data can be used as the color data without using CG-RAM color data. BG-1 can be displayed using 2048 colors on Mode 3 and 4, and 256 fixed colors on Mode 7. BG-2 and OBJ can use the CG-RAM color data without being limited to the color data on BG-1,

#### 8.2 FUNCTION

When BG-1 on Mode 3, 4 and 7 is displayed on the TV screen, this function will display 8-bit color data per character dot without using the CG-RAM. The CG-RAM data is used for the objects and other background screens.

#### 8.3 SETTING EXAMPLE

- Enable BG to display (See BG Instruction)
- Set "D0" of register <2130H> "Direct Select" Settings

NOTE: See page A-17 for color data.

(NCL PG 17)

# Chapter 9. H-Pseudo 512

# 9.1 OUTLINE

In modes other than 5 and 6, this function provides gradation between 2 dots which are next to each other horizontally, which changes the color smoothly.

#### 9.2 FUNCTION

This function utilizes screen addition/subtraction. The color constant addition/subtraction can not be done at the same time that this function is performed.

## 9.3 SETTING EXAMPLE

<ul> <li>Enable BG to display (see BG in</li> <li>Set "D3" of register &lt;2133H&gt; "Pseudo 512" settings</li> </ul>	nstruction)
Set register <212CH>, <212DH     Through Main     Through Sub     Set D1 of register <2120H	> SETTINGS
<ul> <li>Set D1 of register &lt;2130H&gt; "CC ADD Enable" settings</li> </ul>	
Set register <2131H> ADD or SUB Enable 1/2 Enable ADD/SUB	SETTINGS

(NCL PG 18)

# Chapter 10. Complementary Multiplication (Signed Multiplication)

#### **10.1 OUTLINE**

The 2's complement multiplication will be performed with high speed. For example, to calculate the rotation parameter in mode 7, it will lighten the burden of the CPU processing.

#### **10.2 FUNCTION**

The high speed multiplication of 16-bit (2's complement) and 8-bit (2's complement) will be performed with "no-wait," and the result becomes 24-bit (2's complement).

# **10.3 SETTING EXAMPLE**

<ul> <li>Set BG other than MODE-7 (or V-Blank/Forced Blank (Except during V-Blank or Forced Blank period)</li> </ul>	;)
<ul> <li>Write lower 8-Bit (Multiplicand) to register &lt;211BH&gt;:</li> </ul>	(Input)
<ul> <li>Write higher 8-Bit (Multiplicand) to register &lt;211BH&gt;:</li> </ul>	(Input)
<ul> <li>Write register 8-Bit (Multiplier) to register &lt;211CH&gt;:</li> </ul>	(Input)
<ul> <li>Read register &lt;2134H&gt; ~ &lt;2136H&gt;:</li> </ul>	(Result)

(NCL PG 19)

# Chapter 11. H/V Counter Latch

### 11.1 OUTLINE

This function is used for synchronization of process timing by tracking the scanning beam on the screen.

# **11.2 FUNCTION**

This function sets the vertical and horizontal counter value (when register <2137H> is read) and tracks the raster beam on the screen by reading the register value. (The scanning is synchronized with an internal vertical and horizontal counter.)

## **11.3 SETTING EXAMPLE**

- Read register <2137H>: (counter latch)
- Read register <213FH>
- (Initialize register <213CH>, <213DH> in the order of Low and High)
- Read register <213CH>, <213DH>

(NCL PG 20)

# Chapter 12. Offset Change

#### **12.1 OUTLINE**

The horizontal and vertical scroll (offset) value can be performed every horizontal 8-dot (character unit) in mode 2, 4, and 6. The other part of the screen can be brought into the middle of the frame in order to have the effect of a window. A partial vertical scroll can also be made.

#### **12.2 FUNCTION**


This function can be used in any of the three ways, listed below.

- Affect BG-1 only
- Affect BG-2 only
- Affect both BG-1 and BG-2

The offset for both H and V can be changed at every character unit on mode 2 and 6, but the offset for either H or V (only one or the other) can be changed on mode 4. The same offset will be performed on each line once the offset data for a horizontal line (32 characters) is set. To change the setting of the other offset value, depending on the scanning line, change "BG-3 SC Offset Address" or "BG-3 SC Base Address" during the H-DMA period.

#### 12.3 SETTING EXAMPLE

INITIAL SETTINGS



(NCL PG 21)

# Chapter 13. Standard Controller

#### **13.1 OUTLINE**

The switch status of the standard controller can be read automatically in serial order and will be converted to parallel data.

#### **13.2 FUNCTION**


Two standard controllers can be connected to the Super NES. Four standard controllers may be connected by using an expanded connector, such as MultiPlayer 5 (refer to "Accessories"). Single bit data is assigned to each switch. Up to 16 bits can be read automatically for one standard controller. The expanded bit data can be read 1 bit at a time by the software, as for the NES. The hardware reads the data for about 215  $\mu$ s after the V Blank flag is set or NMI is applied. During this data read period, the standard controller register cannot be read properly.

- 215 (214.55) µs is equivalent to 3.4 (3.38) scanning lines; a period of 580 (576) bytes to be transferred by DMA. (If the CPU clock is 2.68 MHz, it is equivalent to 580 machine cycles.) As soon as V-Blank starts, normal flow is to perform general purpose DMA. Therefore, it is convenient if the total number of bytes to be transferred by general purpose DMA is used for read timing. (Please refer to the System Flowchart.)
- The standard controller data (register) should be read after confirming that "JOY-C Enable" of register <4212H> is not set during the V-Blank period, so that valid data can be read.
- After the 18 μs (48 machine cycles with 2.68 MHz) from the beginning of V-Blank, the hardware will start to read. "Standard CNTRL Enable" of register <4212H> cannot be set during this period.

(NCL PG 22)

## **13.3 SETTING EXAMPLE**

#### **INITIAL SETTINGS**



(NCL PG 23)

Chapter 14. Programmable I/O Port

#### 14.1 OUTLINE

An 8 bit programmable I/O port is provided for interface to peripheral devices, such as; a keyboard, the 3D glass, etc.

## 14.2 HOW TO USE

A "1" should be written to register <4201H> for the bit to be used as the in-port. The selected bit will become the in-port, which can be read by register <4213H>. Output data should be written to the bit of register <4201H> to be used as the Out-port. This data can be output directly.

★Only 2 of the 8 bits can be used at the connector for the controller (Refer to page 1-28-1).

(NCL PG 24)

# Chapter 15. Absolute Multiplication/Division

#### **15.1 OUTLINE**

Absolute multiplication (8 bit by 8 bit) and absolute division (16 bit by 8 bit) can be done using this function. It is also convenient for processing arrays of tables and can improve the processing speed for multiplication and division.

#### **15.2 FUNCTION**

The multiplication calculation between the multiplicand of an 8 bit absolute value  $(0 \sim 255)$  and the multiplier of an 8 bit absolute value  $(0 \sim 255)$  can be performed and can provide the result of a16 bit product  $(0 \sim 65025)$ . The division calculation between the dividend of a 16 bit absolute value  $(0 \sim 65535)$  and the divisor of an 8 bit absolute value  $(0 \sim 255)$  can be performed and can provide the result of a 16 bit absolute value  $(0 \sim 65535)$  and the divisor of an 8 bit absolute value  $(0 \sim 65535)$  and the divisor of a 16 bit quotient  $(0 \sim 65535)$  and a 16 bit remainder.

If the divisor is "0" in the division calculation, the quotient value becomes 65535 (0FFFFH) and the remainder becomes the dividend value. Therefore, caution is required.

It takes about 8 machine cycles for the multiplication calculation and about 16 machine cycles for the division calculation. The register value for multiplicand and dividend will not be destroyed even after the operation.

# **15.3 SETTING EXAMPLE**

0 0	case of Multiplication Set register <4202H> "Multiplicand-A" Settings Set register <4203H> "Multiplier-B" Settings Wait for 8 Machine Cycles Read register <4216H>, <4217H> Read Product-C
0 0 0	case of Division Set register <4204H>, <4205H> "Dividend-C" Settings Set register <4206H> "Divisor-B" Settings Wait for 16 Machine Cycles Read register <4214H>, <4215H> Read Quoiient-A Read register <4216H>, <4217H> Read Remainder

(NCL PG 25)

Chapter 16. H/V Count Timer

### **16.1 OUTLINE**


The Super NES has a timer synchronizing with the display on the TV screen, which is used for adjusting the synchronization of the scanning process on the screen and software execution.

## **16.2 FUNCTION**

This function can generate the interrupt at either a V or H position of the scanning lines. It can also generate the interrupt at any position of the scanning line.

# **16.3 SETTING EXAMPLE**

INITIAL SETTINGS



(NCL PG 26)

# Chapter 17. Direct Memory Access (DMA)

The DMA is the method to transfer the data in the same manner as the data transfer which is done by the CPU. However, the DMA can transfer the data at high speeds by using the hardware instead of the CPU. The SNES has the exclusive DMA, since the picture data has to be transferred rapidly.

The DMA for the SNES is to transfer the data between "A-Bus Address" in the CPU ( $000000 \sim 0FFFFF$ ) and "B-Bus Address" in the S-PPU ( $0002100 \sim 00021FF$ ), which has 8 channels total. There are two kinds of DMA: general purpose DMA and H-DMA. Either can be set at each channel. The data can be transferred between the same DMA's in the order of lower channel numbers ( $0 \sim 7$ ). The H-DMA can interrupt even during the transfer by the general purpose DMA, which means that the H-DMA has higher priority than the general purpose DMA. Furthermore, the CPU process stops automatically during the DMA period, and will start again after the DMA is completed. It is not necessary to observe the DMA completion by the CPU.

## 17.1 GENERAL PURPOSE DMA

#### 17.1.1 OUTLINE

This function can transfer the data rapidly between 2 types of memory devices: memory which can be accessed directly by the CPU, such as a ROM on the game cartridge, and memory which has to be accessed through the S-PPU, such as the V-RAM.

#### 17.1.2 FUNCTION

The maximum area of the A-Bus address which can be used in one channel is limited in one bank (65,536 Byte). Therefore, in case of spreading over more than 2 banks, it is necessary to use more than 2 channels or transfer twice. One A-Bus address basically is increased every time 1 byte of data is transferred. However, it can be decreased or fixed depending on the settings ("d3" and "d4" of register <43X0H>).

(NCL PG 27)

Transfer Word Select	D2 ~ D0	D2 ~ D0	D2 ~ D0	D2 ~ D0
<43X0H>	000 or	001	011	100
# of Transfer (# of Byte)	010			
0	В	В	В	В
1	В	B + 1	в	B + 1
2	В	В	B+1	B + 2
3	В	B + 1	B + 1	B + 3
4	В	в	В	Р
	D	D	В	В
5	В	B + 1	В	B+1
•	•	•	•	•
•	•	•	•	•

The following table shows four types of B-Bus address changes:


Table 2-17-1 B-Bus Address Changes

 In case of 224 lines, general purpose DMA can transfer 6K byte data maximum during V-Blank period.

NOTE: B means the data of register <43X1H>

(NCL PG 28)

#### 17.1.3 SETTING EXAMPLE



(NCL PG 29)

#### 17.2 H-DMA

#### 17.2.1 OUTLINE

This is a special DMA which can transfer data automatically, synchronizing with the H-Blank. The S-PPU settings can be varied by each horizontal scan line and special effects can be added to the picture.

#### 17.2.2 FUNCTION

This function transfers the data from the A-Bus memory (CPU memory) to the S-PPU register. There are two kinds of addressing modes on the A-Bus side; absolute and indirect addressing. Either type of addressing can be set by each channel. There are two kinds of data transfer. One is to transfer a set of data during each horizontal blanking period. The otheris to transfer a set of data every certain number of horizontal blanks.

Transfer Word Select	D2 ~ D0	D2 ~ D0	D2 ~ D0	D2 ~ D0	D2 ~ D0
<43X0H>	000	001	010	011	100
# of Line to be transferred					
		P	Б	В	В
4	В	В	В	В	B + 1
ľ	D	B + 1	В	B + 1	B + 2
		0 T I	0	B + 1	B + 3
				В	В
2	в	В	В	В	B + 1
L		B + 1	В	<u>B + 1</u> B + 1	B + 2 B + 3
•	•	•	•	•	•
•	•	•	•	•	•
•	•	•	•	•	•


Table 2-17-2 B-Bus Address Change

NOTE: B means the data of register <43X1H>.

(NCL PG 30)

#### **17.3 SETTING EXAMPLE**

#### FORCED BLANK



(NCL PG 31)

# Chapter 18. Interlace

#### 18.1 BG MODE 0 ~ 4 & 7

When "1" is written to D0 of register <2133H>, the picture signal output from the Super NES will be the interlace signal. In the case of BG modes 0 through 4 and 7, the same picture will be displayed unless the picture data is changed between the 1st field and the 2nd field. (Refer to BG Screen in Appendix A.)

#### 18.2 BG MODE 5 & 6

When using interlace on BG mode 5 and 6, the vertical resolution will be doubled in appearance. The picture is displayed using a one frame combination of the 1st field and 2nd field. (Refer to BG Screen in Appendix A.)

#### 18.3 OBJ

When "1" is written to "D1" of register <2133H>, the vertical resolution will be doubled as in the case of BG Mode 5 and 6, because a picture is generated using one frame. The range of the V-position for OBJ is 0 through 255 and this range will not be doubled.

(NCL PG 32)

# Chapter 19. H-512 Mode (BG Mode 5 & 6)

### **19.1 MAIN SCREEN & SUB SCREEN SETTINGS**

The screen addition/subtraction function should not be used, because a part of both main screen and sub screen functions are used in this mode. With the exception of color constant addition/subtraction, "1" should be written to D4 and D5 of register <2130H> and the sub-switch should be off. The same data should be written to registers <212CH>, <212DH>, <212EH>, and <212FH>. "Through" should be the same for both the main and sub-screens.

#### **19.2 FIXED COLOR ADDITION/SUBTRACTION**

 $D0 \sim D5$  of register <2131H> is a flag which can select the main screen for addition/subtraction. Because a part of both main screen and sub screen functions are used, this selection cannot be performed. It is necessary to write "1" to 6 flags ( $D0 \sim D5$ ) when color constant addition/subtraction is performed. The remaining settings are the same as the normal Color Constant Addition/Subtraction. There will be addition/subtraction every 2 dots, horizontally, in the color window function, because the window has only 256 positions horizontally.

#### **19.3 DISPLAY WITH OBJ**

The name H-512 indicates a horizontal resolution of 512 for BG. The horizontal resolution for the OBJ is only 256-dot, regardless of the BG mode. The priority order for BG is determined by every dot.

#### 19.4 OTHERS

See "BG Screen" in the Tables of Appendix for details.

(NCL PG 33)

# Chapter 20. OBJ 33's Lines Over & Priority Order

# 20.1 33'S RANGE OVER

The number of OBJs which can be displayed in a horizontal line is limited. One of these limitations is called the "33's Range Over." This limits the number of OBJs which can be displayed in a horizontal line, regardless of the OBJ size. If "33's Range Over" has occurred in one field (at least one line), "D6" of register <213EH> will be set. For the line in which this "33's Range Over" occurs, only 32 OBJs can be displayed out of 33 or more OBJs present. The 32 OBJs displayed are selected using the priority order (selected from smaller OBJ number).

**NOTE:** "The number of displayed OBJs" counts OBJs hidden by BG window or other OBJs.

**NOTE:** If H-position is minus, and the OBJ is not displayed on the screen area (located on the left of the screen to be displayed), "the number of displayed OBJs" does not count them.

# 20.2 35'S TIME OVER

The other limitation on the horizontal line is called "35's time over." This limits the number of OBJs (converted to character size 8-dot x 8-dot) that can be displayed. If the "35's Time Over" has occurred in one field (at least one line), "D7" of the register <213EH> will be set. In the line in which this "35's Time Over" has occurred, only 32 of the total OBJs available can be displayed according to the priority order (selected from larger OBJ number). This limit is due to a conversion limit of less than 35 OBJs (8 x 8) displayed per horizontal line. "These 32 OBJs must satisfy the display condition explained in "33's Range Over", above.

NOTE: There are characters (8-dot x 8-dot) which are not displayed on the display area depending on OBJ size and position. But they are not included in this limitation (34 or less).

(NCL PG 34)

#### **20.3 PRIORITY ORDER SHIFTING**

As mentioned above, limited numbers of OBJs can be displayed in a line and are related to the priority order. It is desirable to develop a game within this limitation. However, sometimes OBJs need to be displayed beyond this limitation. This can be accomplished using virtual OBJs. One method is to change the priority order every frame. Another method changes the OBJ data order through programming. The Super NES also contains a function which rotates the priority order of 128 OBJs. When using these methods, consider that the OBJ will flash every frame unit and the priority order among OBJs will change. The method for assignment is as follows:

Step 1. Display the OBJ.

Step 2. Write "1" to "D7" of register <2103H>.

Step 3. Write the highest priority OBJ number (0 ~ 127) to "D1 ~ D7" of register <2102H> during V-Blank period every frame.

Step 4. Repeat step 3. When OBJ number stored in step 3 is "n".

OBJ NUMBER	PRIORITY ORDER
ОВЈ 0	129-n
•	•
•	•
•	•
OBJ (n - 1)	128
O B J (n)	1
O B J (n + 1)	2
•	•
•	•
•	•
O B J 1 2 7	128-n

(NCL PG 35)

# Chapter 21. CPU Clock and Memory Mapping


#### 21.1 CPU CLOCK

The CPU clock can be switched automatically, depending on the address to be accessed by the CPU. Three clock speeds are available: 3.58MHz, 2.68MHz, and 1.79 MHz. The device speed (ROM, RAM, LSI, etc.) will determine the speed to be used. If a medium speed ROM and RAM (access time less than 200ns) are used in the cartridge, it will be mapped to the address area for 2.68MHz. If high speed (access time less than 120ns) are used, it will be mapped to the address area for 3.58MHz. Please refer to "Frequency & Address Mapping" for the relation between the address and the clock. Two clocks (2.68MHz & 3.58MHz) can be selected by setting D0 of register <420DH> for the range of memory "②" shown in the illustration on the next page. The default setting is 2.68MHz. The CPU is operated internally with a 3.58MHz clock speed. (Regardless of the address, DMA will be performed with 2.68MHz clock speed).

#### 21.2 CPU MEMORY MAP

Please refer to "Frequency & Address Map" on the next page. The WRAM (8K-Byte) is mapped to address (0000 ~ 1FFF) of banks (00 ~ 3F), (80 ~ BF) and 7E. This is the WRAM used as common bank. This 8K-Bytes can be accessed from any bank described above. The WRAM (120K-Byte) is mapped to address (2000 ~ FFFF) of bank 7E and (0000 ~ FFFF) of bank 7F. Therefore, the WRAM (128K-Byte total) is included in the Super NES unit. This 128k-Byte (RAM ①, RAM ②) is one consecutive memory and can be accessed from the B - Bus address. The address "2000 ~ 5FFF" of bank "00 ~ 3F" and "80 ~ BF" are reserved as a register area of the S-PPU, DMA, etc. Because this basically is reserved as a common bank area, the S-PPU and DMA register can be accessed from any bank above.

(NCL PG 36)



(NCL PG 37)

Figure 2-21-1 Super NES CPU Memory Map






Figure 2-21-2 Super NES Memory Map (Mode 20)





Note 3: Programs located in the area of bank 80H ~ FFH can be executed in the high speed mode. Specify the need for the high speed mode in the submission form.



2-21-5

Sec. Past

# Chapter 22. Super NES Functional Operation

This chapter provides the user with a basic understanding of the functional purpose for each of the major components of the Super NES control deck. Refer to the Super NES Functional Block Diagram (opposite page) while reading the following paragraphs.

# 22.1 SUPER NES CPU

This is the Central Processing Unit for the Super NES. It coordinates all functions of the Super NES control deck and peripheral devices which are attached to the Super NES.

## 22.2 SUPER NES PPU1 AND PPU2

These 2 units work together as the Picture Processing Unit for the Super NES. Pictures are generated for display based upon control inputs from the Super NES CPU. In general, PPU1 is used to generate background character data, rotation, and scaling; while PPU2 performs special effects like windows, mosaic, and fades.

#### 22.3 SUPER NES WRAM

The work RAM (WRAM) is a custom 128K x 8 bit RAM used by the Super NES CPU for data storage. Direct Memory Addressing (DMA) can be used by the Super NES CPU for rapid bulk transfer of data.

#### 22.4 VRAM

The VRAM is composed of 2 - 32K x 8 bit S-RAMs. This unit is used by PPU1 to store background character data until needed for display.

## 22.5 AUDIO PROCESSING UNIT (APU)

The Audio Processing Unit performs all sound functions for the Super NES and is composed of the following units.

#### 22.5.1 SOUND CPU

The Sound CPU is the central processing unit for the Super NES Audio Processing Unit. It controls sound functions much in the same way that the Super NES CPU controls functions of the Super NES.

#### 22.5.2 SOUND DSP

The DSP has 8 channels of pulse code modulated (PCM) sound, a noise generator, echo, sweep, envelope, and other circuits to reproduce tone qualities from RAM data.




Figure 2-22-1 Super NES Functional Block Diagram


#### 22.5.3 SOUND RAM

The Sound RAM is composed of 2-32Kx8 bit SRAMs. Program and tone data are loaded from the game pak to the sound RAM by the Sound CPU. The RAM is time shared by the Sound CPU and DSP.

#### 22.5.4 D/A CONVERTER


Converts the digitized sound to an analog signal which is filtered and amplified to produce the L+R (mono) output through the RF Modulator and L,R (stereo) outputs through the multi-out connector.






(NCL PG 40)

SNES DEVELOPMENT MANUAL





# Chapter 24. Programming Cautions

### 24.1 CAUTION #1

Registers <210DH>  $\sim$  <2114H> and <211BH>  $\sim$  <2120H> must be accessed in the order of Low and High twice (Read Twice or Write Twice). If it is not known whether the next access should be low or high, initialize as follows:

OAM, CGRAM, VRAM Other Registers (Write)	Set the address again. The lower data should be written more than one time, and the higher data should be written.
H/V Counter Read	The H/V counter will be initialized when the status register <213FH> is read. The data should be read in the order of Low and High.

#### 24.2 CAUTION #2

The period which can be accessed for the register is as follows:

V-RAM, OAM	Forced Blank or V-Blank period only.
CG-RAM	Forced Blank, V-Blank or H-Blank period
	only.
Other Register (Write)	All period (however, when writing the
	data, the picture may not be displayed
	properly).
Other Register (Read)	All period (However, the data which may
	be changed during display period may
	not be read properly).
	1 1 2/

#### 24.3 CAUTION #3

The address space for the V-RAM is 64K-word (1 word = 16-bit) maximum. 32Kword memory is installed in the Super NES unit.

### 24.4 CAUTION #4

When the V-RAM is accessed from the CPU, the address counter will be increased automatically. For the V-RAM increment mode, please use the register mode designated by the instruction.

(NCL PG 43)

#### 24.5 CAUTION #5

When the V-RAM is read continuously, the first address will not be incremented once the V-RAM data has been stored. The first address should be read as dummy data on subsequent passes.

#### 24.6 CAUTION #6

The top color data of each CG color data palette is transparent. Because transparent is a color which is not displayed, any color can be set. The color data of CG address (00H) is normally black (background).

#### 24.7 CAUTION #7

Even though 9-bits are provided as the OAM H-position, the value (100H) must not be used.

#### 24.8 CAUTION #8

Before processing the controller keys, verify which devices are currently connected to the controller ports. The valid identification codes are:

- Standard Controller 0000B
- Super NES Mouse 0001B
- Super Scope 1111B

These codes may be found in bits  $D3 \sim D0$  of registers <4218H> and <421AH>. If the standard controller is used for the game, inputs should be ignored whenever the ID code is not 0000B.

## 24.9 CAUTION #9

The initial value of the work RAM in the main computer is not set when power is applied to the computer. Programming should be done in such a way that no errors occur when the data is indeterministic. The initial value is different depending upon the computer used. Initialize the entire RAM area when, for example, it has been programmed under the misconception that the data is a fixed value, 00•FF.

## 24.10 CAUTION #10

When using the battery back-up SRAM, avoid program errors due to data loss. The CPU may crash if the user hits the control deck when the game pak is in use, if the game pak is not inserted properly, or if the game pak connector is dirty. Data loss may be unavoidable in some cases. Before reusing SRAM data, determine if the data is recoverable. One method of detection is to save the data in several areas of the SRAM and calculate the check sums of each area. Before utilizing any data in the SRAM, the program must compare each of the check sums. If the check sums are not equal, the data is corrupted.

(NCL PG 43)

#### 24.11 CAUTION #11

In addition to using a check code to check a hot/cold start, determine if the content of the work RAM used is correct after the reset. Data in work RAM is lost gradually after the power is turned off. The speed at which data is lost differs according to the area. If the device is turned on immediately after it has been turned off, the area that is checked for hot/cold start code may contain the original data. This does not mean that the entire data have been recovered. Guidelines for prevention of data loss are the same as those for the previous caution.

#### 24.12 CAUTION #12

When executing critical commands using the controller keys, such as; modify, erase data, or software reset, use all 16 bits of data including the input device's signature. Corrupt data may be sent by the controller if the controller is unplugged during a game. When the computer is reset using start, select, L, and R controller data simultaneously, verify that:

- The start, select, L, and R are pressed,
- No other keys are pressed, and
- The signature data is 0000.

In other words, check that the key data is 3030H.

#### 24.13 CAUTION #13

Do not place critical game characters within two characters of the perimeter of the display screen area. This area of the television varies from one brand or model to the next. The Super NES may not be able to display characters in some areas if programmed too close to the edge of the screen. Critical game characters include score data and various parameters.

### 24.14 CAUTION #14

Ensure that the program clears the emulation bit on reset or start-up before executing 65816 instructions (i.e., JMP \$808007). This is demonstrated in the programming example, below:

Example:

RESET

		;Reset vector
SEI		;Disable interrupt
CLC		Clear carry
XCE		Exchange carry with E bit, now in 65816 mode
JMP	\$808009	;Example 65816 instruction

#### 24.15 CAUTION #15

When utilizing the high speed mode (3.58MHz), perform a dummy jump at the start of every vector to change the Program Bank Register to the upper banks (\$80 or above). Refer to the following program example.

Example:

DEOFT	ORG	\$808000	
RESET	SEI CLC XCE JMP	~RESETFAST	;Dummy jump to change PBR
RESETFAS	Т		;RESETFAST belongs to bank \$80
	•••		
NMI			
	JMP	~NMIFAST	
NMIFAST			
	•••		

#### 24.16 CAUTION #16

When restarting controller read after it has been temporarily disabled, the user program should confirm that the buttons have been released before accepting the button inputs.

Some licensed controllers latch the last data which was received after disabling controller read. This data is held for about 3 fields (50 msec) into the next controller read sequence. This performance as compared to Nintendo's standard controller performance is demonstrated in the table below.

User Operation		No eratio	on	6	' <b>B</b> "	Button	"	۹"	Bu	Button		
Nintendo Controller Output				В	В		N/A		A	A	A	A
Output of Some Licensed Controllers				В	В	N/A				В	В	A
Controller Read	<b>~</b>	Ens	sble			Disable			Enable			

Note: 1 field (16.6 msec)

For instance, if the software is programmed as follows;

- 1. Enter the room when "B" button is pressed.
- 2. Disable controller read while changing screen data.
- 3. The room appears and enable controller read.
- 4. Exit the room when "B" button is pressed.

the player will immediately exit the room.

This problem can be resolved in 2 different ways, as described below.

#### 24.16.1 EDGE DETECTION

If "edge detection" is used for processing controller data instead of "level detection", the above problem can be avoided. The following sample program illustrates edge detection. The difference between controller (Cont) and trigger (Trig) data in the sample program is shown in the table below.

Cont	0	0	0	1	1	1	1	1	0	0	0	0	1	1	1	1	0	0
Trig	0	0	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0

Note: 0 = Off1 = On

### (SAMPLE PROGRAM)

` ·	, 		
;- RAM Definition			
, Cont1L	ds	1	; Controller #1 data low byte
Cont1H	ds	1	; Controller #1 data high byte
Cont2L	ds	1	; Controller #2 data low byte
Cont2H	ds	1	; Controller #2 data high byte
Trig1L	ds	1	; Trigger data of controller #1
Trig1H	ds	1	;
Trig2L	ds	1	;Trigger data of controller #2
Trig2H 	ds	1	;
- Read Controller			
; RdCont;			
·	push		
	a8		; Accumulator 8-bit
RdCont_Wait1			
	LDA AND	HVBJoy #%00000001	; <4212> ; Wait JOY-C Enable : D0=0
	BEQ	RdCont_Wait1	, Wall JOT-C Ellable . DO=0
RdCont_Wait2		huoont_waith	
	LDA	HVBJoy	
	AND	#%00000001	
	BNE	RdCont_Wait2	
	a16	haoon_hanz	; Accumulator 16-bit
	i16		; Index 16-bit
RdCont_Cont1			,
_	LDY	Cont1L	; Keep last data in "IY"
	LDA	Joy1L	; <4218> (Cont1-L)
	STA	Cont1L	; Store new controller data
	TYA		; <edge detection=""></edge>
	EOR	Cont1L	
	AND	Cont1L	
	STA	Trig1L	; Store trigger data
RdCont_Cont2		•	
	LDY	Cont2L	; Keep last data in "IY"
	LDA	Joy2L	; <421AH> (Cont2-L)
	STA	Cont2L	; Store new controller data
	TYA	0	; <edge detection=""></edge>
	EOR	Cont2L	
	AND	Cont2L	
	STA	Trig2L	; Store trigger data
	рор вте		
	RTS		

### 24.16.2 ALTERNATE METHOD

The problem may be avoided by ignoring controller data for about 3 fields, after restarting controller read. Since programming becomes very complicated, increasing the risk of program bugs, this method is not recommended.

If controller read is disabled for 1~2 fields, the consumer cannot press a button quickly enough to cause a problem. This configuration is illustrated in the table below.

User Operation	O		lo atio	on		"B" Button			No Operation			"A" Button					
Nintendo Controller Output					В	В	N/A	В	В					A	A	A	A
Output of Some Licensed Controllers					В	В	N/A	В	В					A	A	A	A
Controller Read	Ensble					Disable	Enable				└ <u></u>						

Note: 1 field (16.6 msec)

PROGRAMMING CAUTIONS

100

### THIS PAGE INTENTIONALLY LEFT BLANK

## Chapter 25. Documented Problems

The following paragraphs describe system problems which have been identified and provides solutions for the problems listed.

### **25.1 PROBLEM 1**

### **25.1.1 SYMPTOM**

If H-DMA starts at about the same time that General Purpose DMA finishes, sometimes the CPU will cease to operate properly or H-DMA will not be correctly implemented (S-CPU ver. 1).

This could happen if General Purpose DMA finishes during the first 2.24  $\mu$ s of the H - Blank period on lines 0 - 224 (239), while H-DMA is being used. It can also happen at the beginning of line 0, as well.

\* The real time trace function of the ICE can be utilized to confirm the timing.

### **25.1.2 SOLUTION**

This problem will not happen if General Purpose DMA is used only during V - Blank or if H-DMA starts in the middle of data transfer of General Purpose DMA. It does not happen if H-DMA is not being used.

This problem can also be avoided by adjusting the time at which General Purpose DMA begins and/or decreasing the number of bytes transferred. The H and V count timers can be utilized to determine the start time of General Purpose DMA. One line takes 63.5  $\mu$ s and the value of one count on the H count timer is equivalent to 0.186  $\mu$ s.

The end timing of the General Purpose DMA changes depending on the amount of transferred data of H-DMA which happens in the middle of data transfer of the General Purpose DMA.

When th	ne pro	blem	occurs:		·				
General Purpose DMA Starts						General Purpose DMA Ends			
	ома	CF	Genera 20 Purpos DMA		General Purpose DMA	General General Purpose HDMA Purpose HD DMA DMA	MA CPU		
K	$\leftarrow$ 63.5 $\mu$ s $\longrightarrow$								
When a	avoidii	ng the	problem:						
General Purpose General Purpose DMA Starts									
CPUH		CPU	General Purpose DMA	HDMA	General Purpose DMA	General General Purpose HDMA Purpose CPU HDM DMA DMA	MA CPU		
					(	(			

(NCL PG 43a)

### 25.2 PROBLEM 2

### 25.2.1 SYMPTOM

When the size of OBJ 0 is  $16 \times 16$ ,  $32 \times 32$ , or  $64 \times 64$ , and its horizontal position is 0 through 255, and there are other objects present with negative horizontal positions (they are not displayed on the screen), the Time Over Flag will become 1 (S-PPU1 ver. 1).

### **25.2.2 SOLUTION**

The cause is being examined.

(NCL PG 43b)


# Chapter 26. Register Clear (Initial Settings)

(This is a recommended setting for beginners. It is not necessary to perform register clear exactly this way. However, the register status is not stable when power is turned on and initial settings must be performed).

ADDRESS (HEX)	DATA (HEX)	ADDRESS (HEX)	DATA (HEX)
<2100>	8 F (Forced Blank)	<2120>	00 00
<2101>	0 0	<2121>	0 0
<2102>	0 0	<2122>	(CG Data)
<2103>	0 0	<2123>	0 0
<2104>	(OAM Data)	<2124>	0 0
<2105>	0 0	<2125>	0 0
<2106>	0 0	<2126>	0 0
<2107>	0 0	<2127>	0 0
<2108>	0 0	<2128>	00
<2109>	0 0	<2129>	0 0
<210A>	0 0	<212A>	0 0
<210B>	0 0	<212B>	0 0
<210C>	0 0	<212C>	0 0
	(Low) (High)	<212D>	0 0
<210D>	00 00	<212E>	0 0
<210E>	00 00	<2130>	30
<210F>	00 00	<2131>	0 0
<2110>	00 00	<2132>	E 0
<2111>	00 00	<2133>	0 0
<2112>	00 00	<4200>	0 0
<2113>	00 00	<4201>	FF
<2114>	00 00	<4202>	0 0
<2115>	80	<4203>	0 0
<2116>	00	<4204>	0 0
<2117>	0 0	<4205>	0 0
<2118>	(VRAM Data)	<4206>	0 0
<2119>	(VRAM Data)	<4207>	0 0
<211A>	0 0	<4208>	0 0
<211B>	00 01	<4209>	0 0
<211C>	00 00	<420A>	0 0
<211D>	00 00	<420B>	0 0
<211E>	00 01	<420C>	0 0
<211F>	00 00	<420D>	0 0

(NCL PG 44)

## Chapter 27. PPU Registers



(NCL PG 46)


D7

D6

D5


D4

# ADDRESS:2102H /2103HNAME:OAMADDL / OAMADDHCONTENTS:ADDRESS FOR ACCESSING OAM (OBJECT ATTRIBUTE MEMORY)





- This is the INITIAL ADDRESS to be set in advance when reading from or writing to the OAM.
- To set the OBJ priority order, write "1" to D7 (OAM Priority Rotation) of register <2103H> and set the highest priority OBJ number (0 ~ 127) to D1 ~ D7 of register <2102H> (refer to "Priority Order Shifting").
- The address which has been set just before every field (beginning with V-BLANK) will be set again to registers <2102H> <2103H> automatically. However, the address cannot be set automatically during Forced Blank period.



D3

• This is the OAM data to be written to any address of the OAM (refer to page A-3).


D2

D1


D0

- After register <2102H> or <2103H> is accessed, the data must be written in the order of Lower 8-bit and Upper 8-bit of register <2104H>. The OAM address will be increased automatically when the OAM data is written in the order of LOW to HIGH.
- The data can be written only during a V-BLANK or FORCED BLANK period.

### (NCL PG 47)









ADDRESS: 210BH / 210CH NAME: BG12NBA / BG34NBA CONTENTS: BG CHARACTER DATA AR	EA DESIGNATION							
D7 D6 D5 D4 D3	D2 D1 D0							
BG2 NAME BASE ADDRESS BG	I NAME BASE ADDRESS							
A3 A2 A1 A0 A3	210B H							
BG4 NAME BASE ADDRESS BG3	NAME BASE ADDRESS 210C H							
A3 A2 A1 A0 A3	A2 A1 A0							
BACKGROUND NAME BASE ADDRESS (UPPER 4-BIT): Designate the segment address in the VRAM in which BG character data is stored. (4K-WORD/SEGMENT)								
ADDRESS: 210DH / 210EH NAME: BG1H0FS / BG1V0FS CONTENTS: H/V SCROLL VALUE DESIG	GNATION FOR BG-1							
D7 D6 D5 D4 D3 BG 1 H-OFFSET (LOV (H012) (H011 H0 7 H0 6 H0 5 H0 4 H0 3	) (H010) (H09) (H08) 210DH							
V07 V06 V05 V04 V03	) (V010) (V09) (V08) 210EH							

10-Bit maximum (0  $\sim$  1023) can be designated for H/V scroll value. (The size of 13-Bit maximum {-4096  $\sim$  4095} can be designated in MODE -7). (pages A-10 and A-11)

• By writing to the register twice, the data can be set in the order of Low and High.

(NCL PG 50)

# ADDRESS: 210FH / 2110 H / 2111 H / 2112 H / 2113 H / 2114 H NAME: BG2H0FS / BG2V0FS / BG3H0FS / BG3V0FS / BG4H0FS / BG4V0FS CONTENTS: H/V SCROLL VALUE DESIGNATION FOR BG-2, 3, 4


D7	D6	D5	D4	D3	D2	D1	D0	
		BG H-C	FFSET	LOW,	HIGH)	(H0 9)	(H0 8)	210FH 2111H
H0 7	H0 6	H0 5	H0 4	H0 3	H0 2	H0 1	H0 0	2113H

	BG V-O	FFSET	(LOW	, HIGH)	(V0 9)	(V0 8)	2110H 2112H
V07 V0 6	V0 5	V0 4	V0 3	V0 2	V0 1	V0 0	2114H

10-Bit maximum (0 ~ 1023) of the H/V scroll value can be designated (page A-10)

 By writing to the register twice, the data can be set in the order of Lowand High.

ADDRESS: 2115H NAME: VMAINC CONTENTS: VRAM ADDRESS INCREMENT VALUE DESIGNATION



Designate the increment timing for the address

 The address will be increased after the data has been written to register <2118H> or the data has been read from register <2139>.

1: The address will be increased after the data has been written to register <2119H> or the data has been read from register <213AH>.


(NCL PG 51)

ADDRESS: 2116H / 2117H NAME: VMADDL / VMADDH CONTENTS: ADDRESS FOR VRAM READ AND WRITE	
D7 D6 D5 D4 D3 D2 D1 D0 VRAM ADDRESS (LOW) 2116H	
A7   A6   A5   A4   A3   A2   A1   A0	
VRAM ADDRESS (HIGH)	
2117H	
A15 A14 A13 A12 A11 A10 A9 A8	
<ul> <li>This is the initial address for reading from the VRAM or writing to the VRAM.</li> </ul>	
<ul> <li>The data is read or written by the address set initially, and every time the data read or written, the address will be increased automatically.</li> <li>The value to be increased is determined by "SC INCREMENT" of regis &lt;2115H&gt; and the setting value of the "FULL GRAPHIC."</li> </ul>	
ADDRESS: 2118H / 2119H	
NAME: VMDATAL / VMDATAH	
CONTENTS: DATA FOR VRAM WRITE	
D7 D6 D5 D4 D3 D2 D1 D0	
VRAM DATA (LOW)	
A7 A6 A5 A4 A3 A2 A1 A0	
VRAM DATA (HIGH) 2119H	
A15 A14 A13 A12 A11 A10 A9 A8	
<ul> <li>This is the screen data and character data (BG &amp; OBJ), which can be written any address in the VRAM.</li> </ul>	to

 According to the settings of register <2115H> "H/L INC," the data can be written to the VRAM as follows:

H/L INC	WRITE TO REGISTER	OPERATION
0	Write to <2118H> only	The data is written to lower 8-bit of the VRAM and the address will be increased automatically.
1	Write to <2119H> only	The data is written to upper 8-bit of the VRAM and the address will be increased automatically.
0	Write in the order of <2119H> and <2118H>	When the data is set in the order of upper and lower, the address will be increased.
1	Write in the order of <2118H> and <2119H>	When the data is set in the order of lower and upper, the address will be increased

NOTE: The data can be written only during V-BLANK or FORCED BLANK period. (NCL PG 52)



01	00	PROCESS OUT OF AREA
0	0	Screen repetition if outside of screen area
1	0	Outside of the screen area is the Back Drop Screen in single color
1	1	Character #0 repetition if outside of screen area

(NCL PG 53)

### ADDRESS: 211B H / 211C H / 211D H / 211E H / 211F H / 2120 H NAME: M7A / M7B / M7C / M7D / M7X / M7Y CONTENTS: ROTATION/ENLARGEMENT/REDUCTION IN MODE-7, CENTER COORDINATE SETTINGS & MULTIPLICAND/MULTIPLIER SETTINGS OF COMPLEMENTARY MULTIPLICATION

D7	D6	D5	D4	D3	D2	D1	D0	
	(MP14)	IX PAR (MP13) MP 5	(MP12)	(MP11)	(MP10)	(MP9)		211 BH
	(MP14)	IX PAR (MP13) MP 5	(MP12)	(MP11)	(MP10)	(MP9)		211 CH
(MP15) MP 7	(MP14)	NX PAR (MP13) MP 5	(MP12)	(MP11)	(MP10)	(MP9)	(MP8) MP 0	211 DH
	(MP14)	IX PAR (MP13) MP 5	(MP12)	(MP11)	(MP10)	(MP9)		211 EH

- The 8-bit data should be written twice in the order of lower and upper. Then, the parameter of rotation, enlargement and reduction should be set by its 16-bit data.
- The value down to a decimal point should be set to the lower 8-bit. The most significant bit of the upper 8-bit is for the signed bit. (MP15 is the signed bit. There is a decimal point between M7 & M8.)
- FORMULA FOR ROTATION/ENLARGEMENT/REDUCTION (Refer to Rotation/Enlargement/Reduction in Appendix A.).

$$\begin{bmatrix} X_2 \\ Y_2 \end{bmatrix} = \begin{bmatrix} A & B \\ C & D \end{bmatrix} \begin{bmatrix} X_1 - X_0 \\ Y_1 - Y_0 \end{bmatrix} + \begin{bmatrix} X_0 \\ Y_0 \end{bmatrix}$$

 $A = \cos \gamma x (1 / \alpha), B = \sin \gamma x (1 / \alpha), C = -\sin \gamma x (1 / \beta), D = \cos \gamma x (1 / \beta)$ 

- $\gamma$ : Rotation angle  $\alpha$ : Reduction Rates for X (H)  $\beta$ : Reduction Rates for Y (v)
  - $X_0 \bullet Y_0$ : Center Coordinate,  $X_1 \bullet Y_1$ : Display Coordinate,

X<sub>2</sub> • Y<sub>2</sub> : Coordinate Before Calculation

(NCL PG 54)

- Set the value of "A" to the register <211BH>. In the same way, set "B~D" to the register <211CH> ~ <211EH>.
- The complementary multiplication (16-bit x 8-bit) can be done by using registers <211BH> <211CH>. When setting 16-bit data to register <211BH> (must be written twice) and 8-bit data to register <211CH> (must be written only once), the multiplication result can be indicated rapidly by reading registers <2134H> ~ <2136H>.

D7	D6	D5	D4	D3	D2	D1	D 0	
	CEN	TER PC		X <sub>0</sub> (LC				211 FH
X7	X 6	X 5	(X12) X 4	(X11) X3	(X10) X 2	(X9) X 1	(X8) X 0	211111
·	CEN			Y <sub>o</sub> (LC		H)		
			(Y12)	(Y11)	(Y10)	(Y9)	(Y8)	212 0H
Y7	Y6	Y 5	¥4 1	Ŷ3 ĺ	Ŷ2 (	<u>Ý 1</u>	ŶÓ	

- The center coordinate (X<sub>0</sub> Y<sub>0</sub>) for Rotation/Enlargement/Reduction can be designated by this register.
- The coordinate value of X<sub>0</sub> & Y<sub>0</sub> can be designated by 13-bit (complement of 2).
- This register requires that the lower 8-bit set first and the upper 5-bit is set. Therefore, 13-bit data in total can be set.

(NCL PG 54)

ADDRESS:	2121H
NAME:	CGADD
CONTENTS:	ADDRESS FOR CG-RAM READ AND WRITE

_	D7	D6		D5		D4		D3		D2	D1	D0	
Γ					С	G RA	Μı	ADDR	ESS	5			
I			_										2121H
L	A7	A6		A5		A4		A3		A2	A1	A0	

- This is the initial address for reading from the CG-RAM or writing to the CG-RAM.
- The data is read by address set initially, and every time the data is read or written, the address will be increased automatically.

ADDRESS: 2122H NAME: CGDATA CONTENTS: DATA FOR CG-RAM WRITE


D7	D6	D5	D4	D3	D2	D1	D0	_
		CG RAM	DATA (L	OW, HIG	λH)			
	(D14)	(D13)	(D12)	(D11) D3	(D10)	(D9)	(D8)	2122H
	00	05	D4	D3	D2	<u> </u>		

- This is the color generator data to be written at any address of the CG-RAM.
- The mapping of BG1 ~ BG 4 and OBJ data in the CG-RAM will be determined, which is performed by every mode selected by "BG MODE" of register <2105H>. (See page A-17)
- There are the color data of 8 palettes for each screen of BG1 ~ BG4. The palette selection is determined by 3-bit of the SC data "COLOR."(Refer to page A-10)
- Because the CG-RAM data is 15-bit/word, it is necessary to set lower 8-bit first to this register and then upper 7-bit should be set. When both lower and upper are set, the address will be increased by 1 automatically.

NOTE: After the address is set, the data should be written in the order of low, then high. This is similar to the OAM Data register.

NOTE: The data can be written only during H/V BLANK or FORCED BLANK period.

(NCL PG 55)



The COLOR WINDOW is a window for main and sub screen. (It is related to the register <2130H>).

ADDRESS:2126H/ 2127H/ 2128H/ 2129HNAME:WH0/ WH1/ WH2/ WH3CONTENTS:WINDOW POSITION DESIGNATION (Refer to page A-18)

_	D7	D6	D5	D4	D3	D2	D1	D0	2126H WINDOW-1 LEFT
Γ			WINDO	W H0/H1/	H2/H3 P	OSITION			2127H POSITION
	P7	P6	P5	P4	P3	P2	P1	P0	DESIGNATION 2128H
L				المحين مشروحا					J 2129H


WINDOW H0 POSITION <2126H>:WINDOW-1Left Position Designation. It can be set in range 0 ~255 WINDOW H1 POSITION <2127H>:WINDOW-1 Right Position Designation. It can be set in range 0 ~255 WINDOW H2 POSITION <2128H>:WINDOW-2 Left Position Designation. It can be set in range 0 ~255 WINDOW H3 POSITION <2129H>:WINDOW-2 Right Position Designation. It can be set in range 0 ~255

NOTE: If 'LEFT POSITION SETTING VALUE> RIGHT POSITION VALUE" is assumed, there will be no range of the window.

(NCL PG 56)


ADDRESS: NAME: CONTENTS:	212AH/ 212 WBGLOG/ V MASK LOG	WOBJLO	•		)W-1 & 2	ON EAC	HSCREEN
<u> </u>	6 D5	D4	D3	D2	D1	D0	_
WINDOW LOGIC					1		
BG4	BG3 BG2				BG	i1	212AH
D1 D	0 D1	D0	D1	D0	D1	D0	
							-
				WINDOW			1
			Co		OE	3J	212BH
			D1	D0	D1	D0	


WINDOW LOGIC: SET MASK LOGIC FOR WINDOW-1 & 2 When both Window-1 and Window-2 are "IN," the shaded portion will be masked as follows:



NOTE: "IN/OUT" of registers <2123H> <2124H> <2125H> becomes the "NOT logic" for each Window-1 and Window-2.


(NCL PG 57)






NOTE: When the screen addition/subtraction is functioning, the SUB screen is a screen to be added or subtracted against the MAIN screen.

(NCL PG 58)




NOTE: When the screen addition/subtraction is functioning, the SUB screen is a screen to be added or subtracted against the MAIN screen.

(NCL PG 59)




(NCL PG 60)



(NCL PG 60)

ADDRESS: 2132H NAME: COLDATA CONTENTS: FIXED COLOR DATA FOR FIXED COLOR ADDITION/SUBTRACTION D5 D7 D6 D4 D3 D2 D1 D0 COLOR CONSTANT DATA COLOR BRILLIANCE DATA 2132H BLUE GREEN RED D3 D2 D4 D1 D0 COLOR CONSTANT DATA: Set the color constant data for color constant addition/subtraction. COLOR DESIGNATION: Bit for Selecting Desired Color R/G/B brightness should be set using 5-bit data. Example: C0H, 3FH (B=00H, G=00H, R=1FH) A0H, 5FH (B=00H, G=1FH, R=00H) 60H, 9FH (B=1FH, G=00H, R=00H) FFH E0H RED : GREEN : BLUE : WHITE : BLACK :

(NCL PG 61)



(NCL PG 61)

NAME		*MP	YL / *MP	5H / 2136 YM/ *MP TION RE	YH				
D7	, D	6	D5	D4	D3	D2	D1	D0	_
				ΜΡŊ	′ (LOW)				2134H
М7	′ М	6	M5	M4	М3	M2	M1	M0	
				MPY	′ (MID)	• • • • • • • • • • • • • • • • • • • •			2135H
M1	5   M	14	M13	M12	M11	M10	M9	M8	
				MPY	(HIGH)	÷			2136H
M2	з м	22	M21	M20	M19	M18	M17	<u>M16</u>	21300
	•	Th	is is a Mu	ultiplicatio	n result (	complem	ent of 2)	and car	be read by setting 16-bit

register <211BH> and setting 8-Bit data to register <211CH>

to

ADDRESS: 2137H NAME: \*SLHV CONTENTS: SOFTWARE LATCH FOR H/V COUNTER

-	D7	D6	D5	D4	D3	D2	D1	D0	_
		5	SOFT LA	TCH FOF	H/V CO	UNTER			2137H
	SL7	SL6	SL5	SL4	SL3	SL2	SL1	SL0	

• This is a register, which generates the pulse for latching the H/V counter value.

- The H/V counter value at the point when register <2137H> is read can be latched. The data which was read is meaningless data.
- The H/V counter value latched can be referred by registers <213CH> and <213DH>.

(NCL PG 62)

ADDRESS: 2138H NAME: \*OAMDATA CONTENTS: READ DATA FROM OAM

D7	D6	D5	D4	D3	D2	D1	D0	_
		OAN	I DATA	(LOW, H	IGH)			
	1							2138H
D7	D6	D5	D4	D3	D2	D1	D0	

• This is a register, which can read the data at any address of the OAM.

 When the address is set to register <2102H> <2103H> and register <2138H> is also accessed, the data can be read in the order of Low 8-Bit/High 8-Bit. Afterward, the address will be increased automatically, and the data of the next address can be read.

NOTE: The data can be read only during H/V BLANK or FORCED BLANK period.

ADDRESS: 2139H / 213AH NAME: \*VMDATAL / \*VMDATAH CONTENTS: READ DATA FROM VRAM

_	D0	D1	D2	D3	D4	D5	D6	D7
				A (LOW)	RAM DAT	V		
2139H		D1	D2	D3	D4	D5	D6	D7

		VR	AM DAT	A (HIGH)				01041
D15	D14	D13	D12	D11	D10	D9	D8	213AH

- This is a register, which can read the data at any address of the VRAM.
- The initial address should be set by registers <2116> and <2117H>. The data can be read by the address which has been set initially.
- When reading the data continuously, the first data for the address increment should be read as "dummy" data after the address has been set.
- Quantity to be increased will be determined by "SC INCREMENT" of register <2115H> and the setting value of the "FULL GRAPHIC."

NOTE: The data can be read only during H/V BLANK or FORCED BLANK period.

(NCL PG 63)

ADDRESS: 213BH NAME: \*CGDATA CONTENTS: READ DATA FROM CG-RAM

D7	D6	D5	D4	D3	D2	D1	D0	_
		CG	DATA (L	OW, HIG	H)		•	
	(D14)	(D13) D5	(D12)	(D11)	(D10)	(D9)	(D8)	213BH
D7	D6	D5	D4	D3	D2	D1	D0	

This is a register, which can read the data at any address of the CG-RAM. The initial address can be set by register <2121H>. The lower 8-Bit is read first, and then the upper 7-Bit will be read by accessing the register. The current address will be increased to the next address at the same time the upper 7-Bit is read.

Note: The data can be read only during H/V blank or forced blank period.

ADDRESS: 213CH / 213DH

V7

.


NAME: \*OPHCT / \*OPVCT

CONTENTS: H/V COUNTER DATA BY EXTERNAL OR SOFTWARE LATCH

_	D0	D1	D2	D3	D4	D5	D6	D7
213CH	(110)		UNTER	OF H-CO	DATA C	OUTPUT		
21301	(H8) H0	Н1	H2	НЗ	H4	H5	H6	H7
•								
213DH	(V8)		UNTER	OF V-CO	DATA (	OUTPU		

						_						. (\	/8)	213DH
	V6		V5		V4		V3		V2		V1	I I	/0	
														-
•		The	e H∕V ∈	cour	nter is	lato	ched	by	readir	ng i	registe	er <2°	137H:	>, and its H/V counter val-
		ue	can be	e rea	ad by	this	regi	ster	r.	-	_			

- The H/V counter is also latched by the external latch, and its value can be read by this register.
- If register <213CH> or <213DH> is read after register <213FH> has been read, the lower 8-Bit data will be read first, and then the upper 1-Bit will be read by reading the register.



NOTE: When this register is read, registers <213CH> <213DH> will be initialized individually in the order of Low and High.

(NCL PG 65)

NA	DRES	A	140H / 214 VPUIO0 / A COMMUNIC	PUIO1 / A	PUIO2	/ APUIO3			
	D7	D6	D5	D4	D3	D2	D1	D0	- 014011
			APU	1/0		PORT			2140H 2141H
						1 1			2142H 2143H

- The port provides more registers for the purpose of IN/OUT, which are 8 registers in total in the APU. Therefore, the different register will be accessed, whether reading or writing for the same address.
- Refer to Part 2 of this manual for the details of the communication method.

(NCL PG 66)

ADDRESS:2180HNAME:WMDATACONTENTS:DATA to consecutively read from and write to WRAM

D7	D6	D5	D4	D3	D2	D1	D0	
		WO	RK RAM	DATA				01000
A7	A6	A5	A4	A3	A2	A1	A0	2180H

Data to consecutively read and write at any address of WRAM


• Data is read and written at address set by register <2181H> ~ <2183H>, and address automatically increases each time data is read or written.

ADDRESS NAME: CONTENT	WMA		MADDM/	WMADD ely read		WRAM		
D7	D6	D5	D4	D3	D2	D1	D0	
		WOF	RKRAM	ADDRES	S (Low)			2181H
A7	A6	A5	A4	A3	A2	A1	A0	
		WOF	RK RAM	ADDRES	S (Mid)			2182H
A15	A14	A13	A12	A11	A10	A9	A8	21820
		WOF	RKRAM	ADDRES	S (High)			2183H
							A16	21030

- Address to be set before WRAM is consecutively read or written.
- A0 through A16 at register <2181H> ~ <2183H> is lower 17 bit address to show address 7E0000 ~ 7FFFFF Memory.

(NCL PG 66a)

# Chapter 28. CPU Registers



01		 00	 		00						-
			I/O	PC	ORT						4201H
D7	D6	D5	D4		D3		D2	D1		D0	42011

- This is a Programmable I/O port (OUT PORT). The written data will be output directly from the OUT - PORT.
- When this is used as a INPORT, "1" should be written to the particular bit which will be used as a IN PORT. The input data can be read by register <4213H>.
- Only D6 and D7 can be used by the Super NES. Standard Controller I and III (connector 1) has signal at D6 and Standard Controller II and IV (connector 2) has signal at D7. Signal at D7 is also an external latch input signal (Refer to page 1-27-23).

(NCL PG 88)

#### ADDRESS : 4202H / 4203H NAME : WRMPYA / WRMPYB CONTENTS : MULTIPLIER & MULTIPLICAND BY MULTIPLICATION

D 7	D 6	D 5	D	4	D 3	I	D 2	D 1	 D 0	
		Ν	IULTI	PLICAN	D - A					
A7	A6	A5	A	4	A3		A2	A1	A0	4 2 02 H
			MUL	FIPLIEF	₹ - B				 	4203H
B7	B6	B5	B	4	B3		B2	B1	B0	420011

- This is a register, which can set as multiplicand (A) and a multiplier (B) for Absolute Multiplication of "A (8 - bit) X B (8 - bit) = C (16 - bit)".
- A PRODUCT (C) can be read by registers <4216H><4217H>.
- Set in the order of (A) and (B). The operation will start as soon as (B) has been set, and it will be completed right after an 8-machine cycle period.
- Once the data of the A-REGISTER is set, it will not be destroyed until new data is set.

NAME	S :4204H :WRDIV TS:DIVISC	L/WRDIV	H / WRDIV					
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
		D	IVIDEND	- C (LOV	V)			4 2 04 H
C7	C6	C5	C4	C3	C2	C1	C0	42041
C15	C14 I	D C13	IVIDEND C12	- C (HIGI	H) I C10		I C8	4 2 05 H
013	014	013	012			09	0	
			DIVIS	OR - B				40.001
B7	B6	B5	B4	B3	B2	B1	B0	4 2 06 H

- This is a register, which can be set as Dividend (C) and a Divisor (B) for Absolute Divide
  of "C (16-bit) ÷ B (8-bit) = A (16-bit)".
- The Quotient (A) can be read by registers <4214H><4215H>. And the remainder can be read by registers <4216H><4217H>.
- Set in the order of (C) and (B). The operation will start as soon as (B) has been set, and it will be completed right after a 16-machine cycle period.
- Once the data of the C-REGISTER is set, it will not be destroyed until new data is set.

### (NCL PG 89)

NAME	S :4207H :HTIME ITS:H-COL	L / HTIME		3				
<u>D</u> 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
		Н	- COUNT	TIMER				4 0 07 11
H7	H6	H5	H4	НЗ	H2	H1	но	4 2 07 H
							H MSB H8	4 2 08 H

- This is a register, which can set the H-COUNT TIMER value.
- The stored value should be from 0 through 339, which is counted from the far left on the screen.
- When the coordinate counter becomes the count value set, the IRQ will be applied. And at the same time, "1" will be written to "timer IRQ" of register <4211H> (READ RESET). Enable/Disable of the interrupt will be determined by setting register <4200H>.
- This continuous counter is reset every scanning line, therefore once the count value is stored, it is possible to apply the IRQ every time the scanning line comes to the same horizontal position on the screen.

NAME	S :4209H :VTIME ITS:V-COU	L / VTIMEH		S				
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
		٧·	- COUNT	TIMER				4.0.00.11
V7	V6	V5	V4	V3	V2	V1	V0	4 2 09 H
		*					V MSB V8	4 2 0A H

- This is a register, which can set the V-COUNT TIMER value.
- The stored value should be from 0 through 261 (262), which is counted from top of the screen. (This line number described is different from the actual line number on the screen.)
- When the coordinate counter becomes the count value set, the IRQ will be applied. At the same time, "1" will be written to "timer IRQ" of register <4211H> (READ RESET). Enable/Disable of the interrupt will be determined by setting register <4200H>.
- This is a continuous counter like the H-counter and will reset every time 262 lines are scanned. Once the count value is stored, it is possible to apply the IRQ every time the scanning line comes to the same vertical position on the screen.

(NCL PG 90)

NAME	S :420BH :MDMAE TS:CHANN		NATION FO	OR GENER	RAL PURPO	DSE DMA	& TRIGGEI	R (START)
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
		GENER	AL PURPO	SE DMA E		AG		
CH7 EN	CH6 EN	CH5 EN	CH4 EN	CH3 EN	CH2 EN	CH1 EN	CH0 EN	4 2 0B H

- General purpose DMA consists of 8 channels total (CH0 ~ CH7).
- This is used to designate 1 of the 8 channels (8 channels maximum).
- The channel to be used can be designated by writing "1" to the bit of this channel. As soon as "1" is written to the bit (after a few cycles have passed), the general purpose DMA transfer will begin.
- When general purpose DMA of the designated channel is completed, the flag will be cleared.
- NOTE: Because the data area (register<4300H> ~) of each channel is held in common with the data of each H-DMA channel, the channel designated by the H-DMA channel designation register <420CH> can not be used. (It is prohibited to write "1" to the bit of the channel). Therefore 8 channels (CH0 ~ CH7) should be assigned by the H-DMA and the general purpose DMA.
- NOTE: If the H-Blank comes during the operation of the general purpose DMA and the H-DMA is started, the general purpose DMA will be discontinued in the middle and resumed right after the H-DMA is complete.
- NOTE: If 2 or more channels are designated, the DMA transfer will be performed continuously according to the priority order described on page B-1. The CPU will also stop operation until all the general purpose DMAs are completed.

(NCL PG 91)

NAME	S: :420CH :HDMA ITS:CHANI	EN	NATION F	OR H-DMA	N			
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
		H - DN	IA ENABI	LE FLAG				420CH
CH7 EN	CH6 EN	CH5 EN	CH4 EN	CH3 EN	CH2 EN	CH1 EN	CH0 EN	4200 H

- The H-DMA consists of 8 channels total (CH0 ~ CH7).
- The register is used to designate the channel out of 8 channels (8 channels maximum).
- The channel which should be used can be designated by writing "1" to the bit of this register. As soon as H-Blank begins (after a few cycles have passed), the H-DMA transfer will begin.
- NOTE: Once this flag is set, it will not be cleared until new data is set. The initial settings are done automatically for every field and the same transfer pattern will be repeated. The flag is also set out of V-Blank period, so the DMA transfer will be performed properly for the next screen frame.

NAME	S :420DH :MEMS TS:ACCES	EL	DESIGNA	TION IN ME	EMORY ②	AREA (R	efer to "Men	nory Map")
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
							2.68	4 2 0D H
							1	

ACCESS CYCLE DESIGNATION IN MEMORY <sup>(2)</sup> AREA

-0: 2.68MHz access cycle

- -1: 3.58MHz access cycle (Only when the high speed memory is used)
- MEMORY ② shows the address (8000H ~ FFFFH) of the bank (80H ~ BFH) and all the addresses of the bank (C0H ~ FFH).
- When power is turned on or the reset signal is applied, it becomes "0".

(NCL PG 91 & 91a)

NAME	ADDRESS ∶4210H NAME :★ RDNMI CONTENTS∶NMI FLAG BY V - BLANK & VERSION NUMBER								
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_	
BLANK N M I				SNE	ES-CPU VE	ERSION N	UMBER I	4 2 10 H	
	, NMI FLAG I	BY V-BLAN	flag wi	"1" is writter II show NMI IMI has not IMI has occ	status. occurred	NABLE" o	f register <4	4200H>, this	


\* A "1" is written to this flag at the beginning of V-Blank and a "0" is written at the end of V-Blank. It can also be reset by reading this register.

NOTE : It is necessary to reset by reading this flag during NMI processing. (Refer to page B-3.)

NAME	S :4211H :★ TIMI ITS:IRQ FL		COUNT T	IMER				
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
TIMER I R Q								4 2 11 H
	This flag	BY H/V CO is "READ R be applied a	ESET". (If	Timer Enat	ole is set by as soon as	y "Timer En s H/V count	able" of re timer read	gister <4200H>, shes the value

- reset.
  - □ C : Either H/V count timer is active or disabled
  - L1 : Status of H/V count timer is Time-Up

(NCL PG 92)



							- •	_
			I/O F	PORT				4 2 13 H
D7	D6	D5	D4	D3	D2	D1	D0	42131

 This is a Programmable I/O port (IN - PORT). The data which is set to the IN-PORT should be read directly.

- The bit in which "1" is written by register <4201H> is used as the IN-PORT.
- Only D6 and D7 can be used by the Super NES. Standard Controller I and III (connector 1) has signal at D6 and Standard Controller II and IV (connector 2) has signal at D7. Signal at D7 is also an external latch input signal (Refer to "PPU Status Flag and Version Number" in "PPU Registers").

(NCL PG 93)

#### ADDRESS :4214H / 4215H NAME :\* RDDIVL / \* RDDIVH CONTENTS:QUOTIENT OF DIVIDE RESULT

_	D 0	D 1	D 2	D 3	D 4	D 5	D 6	D 7
4 01 4 11			V)	- A (LOV	JOTIENT	QL		
4 214 H	<b>A</b> 0	A1	A2	A3	A4	A5	A6	A7
	QUOTIENT - A (HIGH)							
4 215 H	A8	A9	J A10	A11	A12	A13	A14	A15

- This is Quotient (A), which is a result of absolute division of "C (16 BIT) ÷ B (8 BIT) = A (16 BIT)".
- Dividend (C) and divisor (B) are set by registers <4204H>, <4205H>, and <4206H>.

#### ADDRESS :4216H / 4217H NAME :\* RDMPYL / \* RDMPYH CONTENTS: PRODUCT OF MULTIPLICATION RESULT OR REMAINDER OF DIVIDE RESULT

D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
PRO	DUCT-C [	MULTIPL	ICATION	] / REMA	INDER [[	DIVIDE] (	LOW)	
C7	C6	C5	C4	C3	C2	C1	CO	4 216 H
								]
		MULTIPL			וואטבא ננ		nigh)	4 217H
C15	C14	C13	C12	C11	C10	C9	C8	

**①** WHEN USED FOR MULTIPLICATION

- This is a Product (C), which is a result of Absolute Multiplication of " A (8 BIT) X B (8 BIT) =C (16 BIT)".
- Multiplicand (A) and Multiplier (B) are set by registers <4202H> and <4203H>.

② WHEN USED FOR DIVISION


- This is a Remainder, which is a result of Absolute Division of
  - "C (16 BIT) ÷ B (8 BIT) = A (16 BIT) • REMAINDER (8 or 16 bit)".
- Dividend (C) and divisor (B) are set by registers <4204H>, <4205H>, and <4206H>.

(NCL PG 94)

ADDRESS :4218H/4219H/421AH/421BH/421CH/421DH/421EH/421FH NAME :STD CNTRL1L / 1H / 2L/2H/3L/3H/4L/4H CONTENTS:DATA FOR STANDARD CONTROLLER I, II, III, & IV	
D7 D6 D5 D4 D3 D2 D1 D0	
STANDARD CONTROLLER -I (LOW) A X L R BUTTON BUTTON BUTTON BUTTON	4 218 H
STANDARD CONTROLLER -I (HIGH) B Y SELECT START DIRECTIONAL PAD BUTTON BUTTON BUTTON BUTTON UP   DOWN   LEFT   RIGHT	4 2 19H
STANDARD CONTROLLER -II (LOW) A X L R BUTTON BUTTON BUTTON BUTTON	4 21A H
STANDARD CONTROLLER -II (HIGH) B Y SELECT   START   DIRECTIONAL PAD BUTTON BUTTON BUTTON BUTTON UP   DOWN   LEFT   RIGHT	4 21BH
STANDARD CONTROLLER -III (LOW)          A       X       L       R         BUTTON   BUTTON   BUTTON   BUTTON	4 21CH
STANDARD CONTROLLER -III (HIGH)         B       Y       SELECT   START         DIRECTIONAL PAD         BUTTON       BUTTON       BUTTON       UP       DOWN         LEFT   RIGHT	4 21DH
STANDARD CONTROLLER -IV (LOW)          A       X       L       R         BUTTON   BUTTON   BUTTON   BUTTON	4 21EH
STANDARD CONTROLLER -IV (HIGH) B Y SELECT START   DIRECTIONAL PAD BUTTON BUTTON BUTTON BUTTON UP   DOWN   LEFT   RIGHT	4 21FH
<ul> <li>For controller expan</li> <li>Registers &lt;4016H&gt; &lt;4017H&gt; can be used the same as the NES.</li> </ul>	sion 🚽
D7 D6 D5 D4 D3 D2 D1 D0 PORT	
4016H RD 4016H D0 : Data for 0 4016H D1 : Data for 0	Controller I Controller III
4016H WR OUT0, OUT1, OUT2 OUT2 are not output	(OUT1 and from SNES)
4017H RD 4017H D0 : Data for 4017H D1 : Data f	
NOTE : Whether the standard controllers are connected to Super NES unit or not can be by reading the 17th bit of 4016H and 4017H. (Refer to "Standard Controller".)	

L<sup>1 : connected</sup> 0 : not connected

(NCL PG 95)



\* For example, in case the DMA transfer is performed from CPU memory to PPU, "0" should be written.

(NCL PG 96)

NAME	:	•	NEL NUME FOR DMA		>)			
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	_
BA7	BA6	BA5	B - ADD BA4	DRESS	I BA2	ı BA1	I BA0	43X1H
	2.10	5.10	0, (1	2,10	0/2			

• This is a register which can set the address of B-bus.

• Whether this is the address of the "Transfer Destination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <43X0H>.

\* When H-DMA is performed, it will be the address of the "Transfer Destination".

NAME	S :43X2H						SS>	
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
		A1 TA	ABLE ADI	DRESS (	LOW)			43X2H
A7	A6	A5	A4	A3	A2	A1	A0	43721
		A1 TA	BLE AD	DRESS (	HIGH)			]
A15	A14	A13	A12	A11	A10	A9	A8	43X3H
A-TABLE BANK						1		
A23	A22	A21	A20	A19	A18	A17	A16	43X4H

- This is a register, which can set the address of A-bus.
- Whether this is the address of the "Transfer Destination" or the address of the "Transfer Origination" can be determined by D7 (Transfer Origination) of register <43X0H>.
   A "0" should be written to D7 except in special cases.
- In the H-DMA mode, the address of the transfer origination is designated except it is a special case. Therefore, for the CPU area designated by this address, the data (page B-2) must be set by the absolute addressing mode or the indirect addressing mode.
- This address becomes the basic address on the A-Bus during DMA transfer period and the address will be increased or decreased based on this address. (When the general purpose DMA is performed, it will be decreased.)

(NCL PG 97)

NAME CONTEN	ADDRESS : 43X5H / 43X6H / 43X7H (X : CHANNEL NUMBER <0 ~ 7>) NAME : CONTENTS: DATA ADDRESS STORE BY H-DMA & NUMBER OF BYTE TO BE TRANSFERRED SETTINGS BY GENERAL PURPOSE DMA								
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0		
		DAT	A ADDF	RESS (L	OW)			FOR H-DMA	
DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	43X5H	
	NUM	IBER OF B	YTES TO E	BE TRANSI	FERRED (L	_OW)	•	GENERAL	
B7	B6	B5	B4	B3	B2	B1	B0	PURPOSE	
		DAT	A ADDF	RESS (H	IGH)			FOR H-DMA	
DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	43X6H	
	NUM	BER OF B	YTES TO E	BE TRANSI	FERRED (H	HIGH)		GENERAL	
B15	B14	B13	B12	B11	B10	B9	B8	PURPOSE DMA	
			DATA	BANK				FOR H-DMA	
DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	43X7H	

 IN CASE OF H-DMA This is a register in which the indirect address will be stored automatically in the Indirect addressing mode. The indirect address means the data described on page B-2. It is not necessary to read or write directly by the CPU except in special cases.

 IN CASE OF GENERAL PURPOSE DMA This is the register which can set the number of bytes to be transferred. However, the number of Byte (0000H) means 10000H.

(NCL PG 98)

NAME	:	/ 43X9H (X ADDRESS			,		S>	
D 7	D 6	D 5	D 4	D 3	D 2	D 1	D 0	
		A2 TA	BLE AD	DRESS	(LOW)	-		43X8H
A7	A6	A5	A4	A3	A2	A1	A0	43700
	· · · · · · · · · · · · ·	Δ2 ΤΔΕ		DRESS	(HIGH)			
A15	A14	A13	A12	A11	A10	A9	A8	43X9H
<ul> <li>This is the address which is used to access the CPU and RAM. It will be increased automatically. (See page B-2.)</li> <li>The data of this register is used as the basic address which is the address set by the "A1 Table Address". Afterwards, because it will be increased (or decreased) automatically, it is not necessary to set the address into this register by the CPU directly.</li> <li>However, if the data which is transferred needs to be changed by force, it can be done by setting the CPU memory address to this register. In such case, the address of the CPU which is accessed currently will be changed by reading this</li> </ul>								
ADDRESS :43XAH (X : CHANNEL NUMBER <0 ~ 7>) NAME :								
• • • • • • •		UMBER OI					-	
D7	D 6	D 5			D 2	D 1	D 0	l
				OF LIN				43XAH
Continue	L6	L5	L4	L3	L2	L1	L0	

- This is the register which shows the number of lines for H-DMA transfer. (Refer to page B-2.)
- The number of lines written to the CPU memory will be the basic number of lines. It is not necessary to write the data into this register by the CPU directly.

(NCL PG 99)

.

# Chapter 1. SNES Sound Source Outline

# 1.1 OUTLINE

The SNES sound source is composed of a Sound-CPU-IC, a single chip in which are integrated an 8-bit CPU, IPL ROM, I/O ports, a DSP-IC, and peripheral apparatus.

# CHARACTERISTICS

•CPU core	: Sony SPC700 series CMOS 8-bit CPU
<ul> <li>Minimum Command Execution Time</li> </ul>	: 1.953µ <i>s/</i> 2.48MHz when active
<ul> <li>Internal ROM</li> </ul>	: 64 byte (IPL ROM)
•Memory Space	: 64K byte
<ul> <li>Peripheral Functions</li> </ul>	
•I/O Ports	: SNES CPU Interface I/O Ports 8 bit x 4
Universal I/O Ports 8 bit x 2	
•Timers	: (8 bit timer + 4 bit counter) x 3 sets
<ul> <li>Output Sound Production</li> </ul>	: 4-bit ADPCM sampling sound x 8 tones (simultaneous production)

(NCL PG 2)

# 1.2 SYSTEM OUTLINE




Figure 3-1-1 System Block Diagram

# **1.3 Designation and Role of Each Section:**

### 1.3.1 Sound-CPU:

SNES sound source CPU. Program and tone color data are read into RAM from the game cassette through the SNES CPU, Consequently controlling the game music.

In addition, the Sound- CPU is provided with an internal IPL-ROM which is activated upon reset. The IPL-ROM provides for transmission of data through the SNES CPU, initial settings of the SNES sound source, etc.

#### 1.3.2 DSP:

Digital Signal Processor. Reproduces tone quality data in RAM. Carries out various functions for the purpose of musical expression.

#### 1.3.3 512K RAM:

Shared on a time basis by the Sound-CPU and the DSP.

### 1.3.4 SNES CPU:


CPU for SNES use. Carries out progression of the game in conformity with the game cassette format.

### 1.3.5 SPPU:

PPU for SNES use. Creates imaging through CPU control.


(NCL PG 3)

1.4 MEMORY MAPPING



\* The initial hardware setting program is installed in the IPL ROM Figure 3-1-2 Memory Map

(NCL PG 4)



(NCL PG 5)

.

# Chapter 2. BRR (Bit Rate Reduction)

Sound data for the Super NES is recorded on a game data cassette in 4-bit ADPCM format. Creating data in this format requires the use of a technique called "BRR" for some sounds.

Knowledge of this operation is not necessary to correctly create data with the Sony NEWS system, which has been the standard tool used by Nintendo to date. When the same data is created using a different tool, however, one must understand BRR. Complications arise during the creation of sound data from data in BRR format when creating the position of the program which selects the filter number described below. Also, Nintendo cannot currently support this programming effort.

One block of wave form data is comprised of a one-byte header and eight-byte wave form (4 bit x 16 samples). This is the minimum unit the sound IC can handle.




Figure 3-2-1 BRR Data String

From this, the range and filter contain the BRR information (how the data string in 1 - 16 will be regenerated). Refer to  $\P$  7.2.2.5 for information on d1 and d0 bits.

The "filter number" can have a value from  $0 \sim 3$ . These indicate, respectively, 0: constant, 1: first-order filter, 2: second-order filter, 3: third-order filter. Of these values,  $1 \sim 3$  require previous data values for data calculation. (Filter 1 requires one previous sample, and filters 2 and 3 require two previous samples.)

The "range" indicates the number of bits shifted. One sample data (4-bit) is shifted to the left for the number of bits and re-created as 16-bit data. The maximum value for a range is 12(1100). (See the next page.)




Figure 3-2-2 BRR Range Data

An equation for decoding a sample value, x from the previous sample  $x_{-1}$  and second previous sample  $x_{-2}$ , is given below.

 $x = R + ax_{-1} + bx_{-2}$ 


R is the value obtained by shifting the 4-bit data, d, by the range value, r.

R= [d] 2<sup>r-15</sup>

([d] is a decimal presentation of d, which is in two's compliment form, -7 ~+8) The values of a and b for each filter are as follows:

Filter No.	а	b
0	0	0
1	0.9375	0
2	1.90625	-0.9375
3	1.796875	-0.8125

Table 3-2-1BRR Filter Values



#### BIT RATE REDUCTION

3-2-3

# Chapter 3. I/O Ports

# 3.1 PERPHERAL FUNCTIONS REGISTERS

Peripheral Function Registers Table 3-3-1. Peripherals									
Address	Function Register	R/W	When Reset	Remarks					
00FOH	(test)			Installed in Sound-CPU					
00F1H	Control	w	Control = "00-000"						
00F2H	Register Add.	R/W	Indeterminate	Installed in DSP					
00F3H	Register Data	R/W	Indeterminate	Installed in DSP					
00F4H	Port-0	R/W	Port 0r = "00" Port 0w = "00"	Installed in Sound-CPU					
00F5H	Port-1	R/W	Port 1r = "00" Port 1w = "00"	Installed in Sound-CPU					
00F6H	Port-2	R/W	Port 2r = "00" Port 2w = "00"	Installed in Sound-CPU					
00F7H	Port-3	R/W	Port 3r = "00" Port 3w = "00"	Installed in Sound-CPU					
00F8H									
00F9H									
00FAH	Timer-0	w	Indeterminate	Installed in Sound-CPU					
00FBH	Timer-1	w	Indeterminate	Installed in Sound-CPU					
00FCH	Timer-3	w	Indeterminate	Installed in Sound-CPU					
00FDH	Counter-0	R	Indeterminate	Installed in Sound-CPU					
00FEH	Counter-1	R	Indeterminate	Installed in Sound-CPU					
00FFH	Counter-3	R	Indeterminate	Installed in Sound-CPU					

(NCL PG 6)

.


# 3.2 APU I/O PORTS


Ports 0-3 are ports which carry out data transmission to the SCPU through the SNES bus and are composed of four 8-bit input registers and four 8-bit output registers. Port n r registers can only write from the SCPU section and can only read from the Sound-CPU section. The opposite is true of the port n w registers. Since the composition of each of these ports is identical, only an explanation of Port 0r and Port 0w is provided.


- 1. Data is input into Port 0r when the SCPU writes data into 2140H. Then, the contents of Ports 0r are read when the Sound-CPU reads the data in 00F4H (this is also true of Ports 1r 3r).
- 2. Data is written into Port 0w when the Sound-CPU writes data into the APU I/O port (00F4H). Then the contents of Port 0w are read when the SCPU reads 2140H (this is also true of Ports 1w 3w).
- 3. When reset is applied, the contents of Port n r registers and Port n w registers become "00" (n = 0-3).

Address Seen From Sound-CPU	Address Seen From SCPU	Register Name	W/R	Function Seen From Sound-CPU Section
00F4H	2140H	Port0r Port0w	R W	Read content of Port0r register. Write to Port0w register.
00F5H	2141H	Port1r Port1w	R W	Read content of Port1r register. Write to Port1w register.
00F6H	2142H	Port2r Port2w	R W	Read content of Port2r register. Write to Port2w register.
00F7H	2143H	Port3r Port3w	R W	Read content of Port3r register. Write to Port3w register.

Table 3-3-2 Port0 - Port3 Registers








(NCL PG 7)

# Chapter 4. Control Register

# 4.1 THE PORT CLEAR FUNCTION BY MEANS OF THE CONTROL REGISTER.

The ports are cleared to "00" when "1" is written into the control register port clear control bits PC32 and PC10. When "0" is written in, they are not cleared. When "1" is written into the port clear control bit PC10, both the port 0r register and the port 1r register are cleared to "00". In the same manner, when "1" is written into PC32, both the port 2r register and the port 3r register are cleared to "00".

CONTROL REGISTER




When Reset: "--00-000"

Figure 3-4-1 Port Clear

Note: Clear Timing

Port clear is executed during the machine cycle following that in which "1" is written into the port clear control bit.

When port clear timing conflicts with write timing to the port in question from the SNES bus, there are cases in which the contents of the register in question become indeterminate.




Timing when "1" is written into the port clear control bit.

Figure 3-4-2 Clear Timing

(NCL PG 8)

# 4.2 TIMER CONTROL BY MEANS OF THE CONTROL REGISTER

### CONTROL REGISTER



When Reset: "--00-000"

Figure 3-4-3 Timer Control

ST0 is the Timer T0 start/stop control bit; the timer stops with "0" and starts with "1". At this timer, it is necessary to input "1" into ST0 once it has been changed to "0".

ST1 and ST2 are respectively the start/stop control bits of timers T1 and T2. Their function is identical to that of ST0.

NOTE: In regard to the functional operation of timers, please refer to the next page.

(NCL PG 9)

# Chapter 5. Timers

# 5.1 FUNCTION OF TIMERS T0, T1, AND T2

The SNES sound source is provided with three timers; T0, T1, and T2.




Figure 3-5-1 Timer Section

The timers T0, T1, and T2 are each composed of a lower level 8-bit programmable interval timer connected to an upper level 4-bit up counter.

The 8-bit timer is made up of an 8-bit binary up counter, comparator, timer register, and control circuit. Each of the timers; T0, T1, and T2; is independently programmable.

The clock input to timers T0 and T1 from the prescaler is 8KHz (125  $\mu$ s) and the clock input to timer T2 from the prescaler is 64KHz (15.6  $\mu$ s).

	8-	bit Timer	4-bit Up Counter
	Resolution	Max. Count Value	Max. Count Value
Timer T0, T1	125 µsec.	32 msec.	512 msec.
Timer T2	15.6 µsec.	4 msec.	64 msec.

Table 3-5-1 Timer Function

(NCL PG 10)

# 5.2 TIMER ACTION


Since timers T0, T1, and T2 are alike in structure, an explanation of only timer T0 is provided.

The lower level 8-bit timer of timer T0 is composed principally of a binary up counter, which is incremented at each count of the clock input. When its value corresponds to the contents of the timer register, it is cleared to 00H. Simultaneously a pulse is generated to the 4-bit up counter.

The 4-bit up counter is composed principally of a binary up counter, which increments at each input of a lower level pulse.

The action of the counter of timer T0 is controlled by the 0 bit of the control register. When bit ST0 is "0" count up is suspended. Count up commences when both upper and lower level counters are cleared by "1". Consequently, in order to clear the counters, it is necessary to set bit ST0 to "1" after having set it to "0".


Writing to the timer register is carried out while the counter is stopped. At this time the minimum write value is 00H and the maximum value is 01H. Though it is not possible to read the value of the timer register, it is possible to read the 4-bit value CN0 at any time. When the value of CN0 is read, only the 4-bit up counter section is cleared to "00".



Action of timer T0 is stopped by means of the reset input (POR="L"). At the time of reset, ST0 of the control register is "0" and; CN0 and TM0 of the timer register are indeterminate.


When CN is read, the 4-bit up counter alone is cleared through IC internal timing, But the read clear pulse and the pulse to the 4-bit up counter do not conflict with each other.

Consequently, when the pulse is input to the 4-bit up counter, the value of CN will necessarily be incremented; or when the value of CN is read, CN will be cleared and become "0".



# 5.3 TIMER RELATED REGISTERS

**Control Register** 



When Reset: "--00-000"

**Timer Register** 

	D7	D6	D5	D4	D3	D2	D1	D0	
Timer-0				TN	10				(W)
(00FAH)									
Timer-1	TM1							(W)	
(00FBH)		1		1	1				
Timer-2				T	<b>M</b> 2				(W)
(00FCH)									

**Counter Register** 





Figure 3-5-4 Timer Related Registers

(NCL PG 12)


# Chapter 6. DSP Interface Register

# 6.1 Interface Register



This is the register which loads data into the registers within DSP. Values are loaded into the designated register in accordance with the path of the flow-chart below. The DSP address is written to 00F2H and data is written to 00F3H (refer to Flow A). When the contents of the register data is read, it conforms to Flow B. The address to be read is loaded into 00F2H and the contents of 00F3H are read.

Figure 3-6-2. Interface Register Flow



(NCL PG 13)

# Chapter 7. Register Used

# 7.1 DSP REGISTER MAP

Address	Register	Explanation of Function
00 01 02 03 04 05 06 07 08 09	VOL (L) VOL (R) P (L) P (H) SRCN ADSR (1) ADSR (2) GAIN ∴ENVX ∴OUTX	Left Channel Volume Right Channel Volume The total 14 bits of P(H) and P(L) express Pitch Height Designates source number from 0-255 Address is designated by D7=1 of ADSR(1); when D7=0, Gain is operative Envelope can be freely designated by the program Present value of envelope which DSP rewrites at each Ts Value after envelope multiplication & before VOL multiplication (present wave height value)
10 ~ 19 20 ~ 29 30 ~ 39 40 ~ 49 50 ~ 59 60 ~ 69 70 ~ 79	Voice 1 Voice 2 Voice 3 Voice 4 Voice 5 Voice 6 Voice 7	Same as Voice 0
0C 1C 2C 3C 4C 5C 6C 7C	MVOL (L) MVOL (R) EVOL (L) EVOL (R) KON KOF FLG ∴ENDX	Main Volume (L) Main Volume (R) Echo Volume (L) Echo Volume (R) Key On, D0-D7 correspond to Voice0-Voice7 Key Off Designated on/off of reset, mute, echo, and noise clock Indicates source end block
0D 1D 2D 3D 4D 5D 6D 7D	EFB PMON NON EON DIR ESA EDL	Echo Feedback Not Used Pitch modulation of Voice i with OUTX of Voice (i-1) as modulated wave Noise on/off, D0-D7 correspond to Voice0-Voice7 Echo On/Off Off-set address of source directory Off-set address of echo region, Echo Start Address Echo Delay. Only lower level 4 bits active.
0F 1F 2F 3F 4F 5F 6F 7F	C C C Coefficients C C C C C	Echo Filter coefficients Makes up an 8 tap FIR Filter (Both Lch & Rch have the same filter)

 $\therefore$  Register written to by DSP during conditions of activity.

Table 3-7-1 DSP Register Map

(NCL PG 14)

.

7.2 **REGISTER FUNCTION** 

#### 7.2.1 Register of each voice (Addresses indicated are those of Voice 0).

7.2.1.1 VOL (L), VOL (R)

	D7	D6 D5 D4 D3 D2 D1 D0
VOL (L) (00H)	ainn	VOL (L)
	sign	
VOL (R) (01H)		VOL (R)
(01H)	sign	

Each is a volume level multiplied by Lch and Rch, which is in a 2's complement form making D7 the sign bit. When a negative value is entered, phases reverse.


7.2.1.2 P(L), P(H)

	D7 D6	D5 D4 D3 D2 D1 D0
P(H) (03H)	(0) (0)	P(H)
P(L) (02H)	1	P(L)

Pitch is expressed by the total 14 bits combining six lower level bits of P(H) and eight bits of P(L). At the current time, two upper level bits of P(H) are not used. (Considered to be "0" at all times.) With f as the frequency of the reproduced sound, fo as the frequency of the original sound (sound at the time of recording), and P as the value expressed by the lower level fourteen bits of P(H) and P(L), the following formula is performed:

$$f = f_0 \bullet \frac{P}{2^{12}}$$

The diagram below illustrates the relationship between P and the octaval ratio of the reproduced sound and the original sound. There are theoretically no limitations in the practical range so long as the original sound is converted lower. The upper range is limited to approximately four times the frequency of the original sound.



In terms of tone quality, the lower level 4 bits of P(L) should be set at "0" when possible in cases where pitch aberrations are not of concern.

(NCL PG 15)


### 7.2.1.3 ADSR(1), ADSR(2)


D7 D6 D5 D4 D3 D2 D1 D0	0
-------------------------	---

ADSR(1)	ADSR				AR				
(05H)	/GAIN								
ADSR(2) (06H)		SL				S	R I		

When D7 of ADSR(1) = "1", these two bytes become operable. (ADSR mode)

AR is added to the fixed value "1/64" and DR, SR by the fixed value "1-1/256". When in the state of "Key Off", the "click" sound is prevented by the addition of the fixed value "1/256". (GAIN mode is identical.)






(NCL PG 16)

### 7.2.1.4 GAIN

This becomes operable when D7 of ADSR(1) = 0. The following five modes are available.




 $\therefore$  Direct Designation: The value of GAIN is set directly by the values of D0 ~ D6.

: Increase (Linear): Addition of the fixed value 1/64.

∴ Increase (Bent Line): Addition of the constant 1/64 up to 0.75, addition of the constant 1/256 from 0.75 to 1.

- $\therefore$  Decrease (Linear): Subtraction of the fixed value 1/64.
- $\therefore$  Decrease (Exponential): Multiplication by the fixed value 1-1/256.

In all cases, present envelope values (indicated by ENVX) are utilized for initial values.



Increase Mode: 1-ke<sup>t</sup> is approximated with bent lines.



The various parameter values are indicated on the next page.

(NCL PG 17)

Parameter Values	Increase Mode Linear (0 → 1)	Increase Mode Bentline(0 → 1)	Decrease Mode Linear(1→0)	Decrease Mode Exponential (0→1/10)
00	Infinite	Infinite	Infinite	Infinite
01	4.1 sec	7.2 sec	4.1 sec	38 sec
02	3.1 sec	5.4 sec	3.1 sec	28 sec
03	2.6 sec	4.6 sec	2.6 sec	24 sec
04	2.0 sec	3.5 sec	2.0 sec	19 sec
05	1.5 sec	2.6 sec	1.5 sec	14 sec
06	1.3 sec	2.3 sec	1.3 sec	12 sec
07	1.0 sec	1.8 sec	1.0 sec	9.4 sec
08	770 msec	1.3 sec	770 msec	7.1 sec
09	640 msec	1.1 sec	640 msec	5.9 sec
0A	510 msec	900 msec	510 msec	4.7 sec
0B	380 msec	670 msec	380 msec	3.5 sec
0C	320 msec	560 msec	320 msec	2.9 sec
0D	260 msec	450 msec	260 msec	2.4 sec
0E	190 msec	340 msec	190 msec	1.8 sec
0F	160 msec	280 msec	160 msec	1.5 sec
10	130 msec	220 msec	130 msec	1.2 sec
11	96 msec	170 msec	96 msec	880 msec
12	80 msec	140 msec	80 msec	740 msec
13	64 msec	110 msec	64 msec	590 msec
14	48 msec	84 msec	48 msec	440 msec
15	40 msec	70 msec	40 msec	370 msec
16	32 msec	56 msec	32 msec	290 msec
17	24 msec	42 msec	24 msec	220 msec
18	20 msec	35 msec	20 msec	180 msec
19	16 msec	28 msec	16 msec	150 msec
1A	12 msec	21 msec	12 msec	110 msec
1B	10 msec	18 msec	10 msec	92 msec
1C	8 msec	14 msec	8 msec	74 msec
1D	6 msec	11 msec	6 msec	55 msec
1E	4 msec	7 msec	4 msec	37 msec
1F	2 msec	3.5 msec	2 msec	18 msec

### GAIN PARAMETERS

Table 3-7-3Gain Parameters

(NCL PG 18)

# 7.2.1.5 SRCN

Refers to source number. It is the sequence of tone color within the hexa-file of tones produced by means of a separate tool. (0  $\sim$  255)

	D7	D6	D5	D4	D3	D2	D1	D0
SRCN								
(04H)						L		

# 7.2.1.6 ENVX


The present value of the ADSR/GAIN envelope constant. The DSP section rewrites this at each Ts (31.25 μsec). Seven bits without a sign bit. (D7 is always 0).

	D7	D6 D5	D4	D3	D2	D1	D0
ENVX (08H)	0			L			1

## 7.2.1.7 OUTX

The present value of the wave height after envelope multiplication and prior to VOL multiplication. The DSP section rewrites this at each Ts. (31.25  $\mu$ sec). Its value is utilized as the modulated wave of pitch modulation.

Eight bits with a sign bit.




(NCL PG 19)

### 7.2.2 COMPLETE VOICE REGISTERS

7.2.2.1 KON, KOF

"Key on" and "Key off". D0 ~ D7 correspond to Voice 0 ~ 7. When a "1", key on or key off are active; when "0" neither is active. These two registers need not be reset. With KOF, in regard to any Voice in which a "1" is written and whether in the ADSR mode or GAIN mode, 1 to 0 decreases at the rate of 8 msec by means of the addition of the fixed value 1/256. In writing in a succession of KON and KOF, two Ts (62.5  $\mu$ sec) or more should be released. (In writing a succession of various data in less that 2 Ts, the data written may not be usable later.)




7.2.2.2 PMON

Pitch modulation is imposed on Voice n with OUTX of Voice(n-1) (n=1-7) as a modulated wave. When Dn=1, it becomes modulation ON. (For example, when D1=1, a modulated tone is generated from Voice 1.) However modulation does not affect Voice 0. Therefore, the bit D0 is not active. In regard to the method of pitch modulation, when  $y_0$  is the wave height value of the modulated wave and P is the value of P(H) and P(L), then:

$$P' = P(1+y_0)$$

The value of P", as above, is substituted for P and used as the pitch at that time.



7.2.2.3 NON

Noise on/off. D0 ~ 7 correspond to Voice 0 ~ 7. When on, noise is issued instead of sound source data. At this time, if sound source data of formants only is designated through the previous SRCN, then noise is generated only for the duration of the sound source data. When reproduction for random lengths of time is desired, sound source data incorporating a loop must be designated through the SRCN. In addition, even though two or more Voices may be on, the source of noise is the same.

	D7	D6	D5	D4	D3	D2	D1	D0
NON (3DH)	Voice 7	Voice 6	Voice 5	Voice 4	Voice 3	Voice 2	Voice 1	Voice 0

(NCL PG 20)

#### 7.2.2.4 EON

Echo on/off. Active "1". D0 ~ 7 correspond to Voice 0 ~ 7.

	D7	D6	D5	D4	D3	D2	D1	D0
EON (4DH)	Voice 7	Voice 6	Voice 5	Voice 4	Voice 3	Voice 2	Voice 1	Voice 0

(5) FLG

	D7	D6	D5	D4	D3	D2	D1	D0
FLG (6CH)	RES	MUTE	ECEN		1	NCK		1

RES: Soft reset is turned on when D7=1. At this time, all Voices are in a state of "Key On" suspension and Mute is turned on. It becomes a "1" with power on.

MUTE: Mute is turned on in all Voices when D6=1. This always occurs when power is first applied.

ECEN: Allows the possibility to write into external memory through Echo, when D5=0. (Echo Enable). After power on, read out data is indeterminate until initial data is written in by the CPU. NCK: Designates the clock of the noise generator.

NCK	Freq.	NCK	Freq.	NCK	Freq.	NCK	Freq.	
00	0 Hz	08	83 Hz	10	500 Hz	18	3.2 KHz	
01	16 Hz	09	100 Hz	11	667 Hz	19	4.0 KHz	
02	21 Hz	0A	125 Hz	12	800 Hz	1A	5.3 KHz	
03	25 Hz	0B	167 Hz	13	1.0 KHz	1B	6.4 KHz	
04	31 Hz	0C	200 Hz	14	1.3 KHz	1C	8.0 KHz	
05	42 Hz	0D	250 Hz	15	1.6 KHz	1D	10.7 KHz	
06	50 Hz	0E	333 Hz	16	2.0 KHz	1E	16 KHz	
07	63 Hz	0F	400 Hz	17	2.7 KHz	1F	32 KHz	

Table 3-7-4. Noise Generator Clock

It is only possible to write into these registers from the CPU section.

(NCL PG 21)

#### 7.2.2.5 ENDX

When BRR decode of the block having the Source End flag is completed, the DSP section sets up a "1". D0 ~ 7 correspond to Voice 0 ~ 7. If there is a voice which has been keyed on, the bit corresponding to this voice is reset. In addition, when the CPU section writes into this register, all bits are reset.

D7	D6	D5	D4	D3	D2	D1	D0
ENDX (7CH) Voice	7 Voice 6	Voice 5	Voice 4	Voice 3	Voice 2	Voice 1	Voice 0

### 7.2.2.6 MVOL(L), MVOL(R), EVOL(L), and EVOL(R)

Refer to Main Volume (Lch, Rch) and Echo Volume (Lch, Rch). The output of this register is the sum of main volume and echo volume with a sign bit.


MVOL(Lch, Rch)	D7	D6	D5	D4	D3	D2	D1	D0	
EVOL(Lch, Rch) (0CH) (1CH)	Sign					L			

#### 7.2.2.7 ESA

Echo Start Address. Issues the off-set address of the Echo region. (ESA) x 100H becomes the lead-off address of the Echo region.


### 7.2.2.8 EDL

Echo Delay. Only the lower level four bits are used. Delay time o is an interval of 16 msec. and is variable within a range of  $0 \sim 240$ msec. If this time is considered to be *t*, the necessary external memory region is (2*t*) Kbytes, with a maximum allowable of 30 Kbytes. However, when EDL=0, the four byte memory region of ESA - ESA+3 becomes necessary.



7.2.2.9 EFB

Refers to Echo Feed-Back. This word consists of eight bits including a sign bit.



### 7.2.2.10 DIR

Issues the off-set address of the source directory. (DIR) x 100Hs is the beginning address of the directory.

(NCL PG 22)

### 7.2.2.11 C0 ~ C7

Issues the filter coefficient. It is composed of eight bits, including a sign bit and makes up an eight tap FIR filter (identical with that of Lch and Rch).

	D7	D6	D5	D4	D3	D2	D1	D0
C0 ~ C7 (0FH) ~ (7FH)	Sign							

Filter Setting Example 1: When a low pass filter is imposed on the echo sound.

Register	Numerical Value
CO	FF
C1	08
C2	17
C3	24
C4	24
C5	17
C6	08
C7	FF

Filter Setting Example 2: When the echo sound is given the same tone color as the original sound.

Register	Numerical Value
C0	7F
C1	00
C2	00
СЗ	00
C4	00
C5	00
C6	00
C7	00

(NCL PG 23)

# 7.3 SOUND SOURCE DATA (SOURCE) SPECIFICATIONS \*

Sound source data is produced according to the following specifications by means of specialized tools.

### 7.3.1 Source Directory

7.3.1.1 SA(H), SA(L)

The source start address. This 16 bit address is the lead-off address of the lead-off block.

7.3.1.2 LSA(H), LSA(L)


Source loop start address. This 16 bit address is the lead-off address of the loop start block.

Table 3-7-5. Source Directory

Memory Address	Directory	
n+0	SA(L)	
n+1	SA(H)	
n+2	LSA(L)	
n+3	LSA(H)	

SA: Source Start Address

LSA: Source Loop Start Address



\* Sound source data used in the SNES is called "Source".



### 7.3.2 SOURCE DATA

7.3.2.1 BLOCK FORMAT

The sound, sampled at 32KHz, undergoes BRR (bit rate reduction) processing and the data is condensed from 16 bits to 4 bits. The four-bit data is arranged into sixteen portions and, together with the RF register, is formed into one block of nine bytes.

	D7	D6	D5	D4	D3	D2	D1	D0		
RF			BRR	Data			Loop on/off	END		
D <sub>A0</sub>		D <sub>A0</sub>	н			D <sub>A</sub>	<sub>o</sub> L			
D <sub>B0</sub>		D <sub>B0</sub>	H			De	<sub>0</sub> L			
D <sub>A1</sub>		D <sub>A1</sub>	Н		D <sub>A1</sub> L					
D <sub>B1</sub>		D <sub>B1</sub>	н		D <sub>B1</sub> L					
D <sub>A2</sub>		D <sub>A2</sub>	н		D <sub>A2</sub> L					
D <sub>B2</sub>		D <sub>B2</sub>	Н		D <sub>B2</sub> L					
D <sub>A3</sub>		D <sub>A3</sub>	H		D <sub>A3</sub> L					
D <sub>B3</sub>		D <sub>B3</sub>	,H			D <sub>B</sub>	D <sub>B3</sub> L			

### Table 3-7-6 Source Data Block Format

# 7.3.2.2 RF

Bits D7 ~ D2 is composed of data relating to BRR. When D1=1, it indicated that it is a source having a loop and when D1=0, it indicates that the block is the block with the final data.

(NCL PG 25)

# Chapter 8. CPU Organization

A Sony SPC700 series is used in the CPU core of the SNES Sound Source. It is possible to access and address space of 64 Kbytes in the SPC series CPU. Address classification of the memory space is made according to purpose; addresses  $0000_H \sim 00FF_H$  are called page 0 and addresses  $0100_H \sim 01FF_H$  are called page 1. In regard to the data in this region; when direct page designation is carried out by the direct page flag (P) within the program status word, it is possible to carry out data processing in wide-ranging addressing modes with a small number of machine cycles.

Within the CPU there are the universal registers A, X, and Y, program status word (PSW) of the various flags, program counter (PC), and stack pointer (SP).

The A register is operable by the greatest number of commands and becomes an 8-bit operation accumulator. When 16-bit operations are carried out, it becomes paired with the Y register and becomes the lower level 8-bit register of the 16-bit accumulator. The X and Y registers, in addition to their function as universal registers, are used in various operations. These include; functions as index register of various index addressing modes, as dual address command source, destination address register, etc.

In the command set there are single address commands which carry out arithmetic and logical operations centered in the A register and dual address commands which can designate random addresses within the direct page as source addresses and destination addresses.

In regard to bit processing diversified by control purpose, Boolean bit operation commands are applicable to the 8 Kbyte wide range of data of addresses  $0000_{H} \sim 1FFF_{H}$ . Moreover, in regard to the bits within the direct page, set, reset and bit conditional relative jump can be utilized. In regard to the data within the total space of the 64 Kbytes; commands of multiple bit test and set, test, and reset are provided. For the purpose of – data which must be systematized or in order to carry out data processing rapidly, it is possible to operate 16-bit data with a single command. Addition, subtraction, comparison, and transference are possible between two bytes of continuous 16-bit data within the direct page and the paired Y register and A register. In addition, increment and decrement of continuous 16-bit data within the direct page are possible.

There are multiplication and division commands for the purpose of rapid data processing and processing of data in a variety of forms. Multiplication is 8-bits x 8-bits with no sign and is carried out with the multiplicand stored in the Y register and the multiplier stored in the A register; the result is entered into the (Y,A) 16-bit accumulator. Division is 16 bits/8 bits with no sign and is carried out with the dividend stored in the (Y,A) 16 bit accumulator and the divisor stored in the X register. The resulting quotient is entered into the A register and the remainder into the Y register.

(NCL PG 26)

When processing decimal data, there are decimal addition/subtraction correcting commands in regard to the results of both addition and subtraction.

In regard to branched commands, there are relative branched commands according to the conditions of the various status flags, according to the conditions of set or reset of random bits within the direct page, etc. In addition, in regard to looped branched commands, there are comparison branched commands and subtraction branched commands. For these there are two types of addressing modes.

In regard to subroutine call commands, there are subroutine address direct designation, Three-byte call commands within the 64 Kbytes, Two-byte call commands for calling specific areas, and One-byte call commands using call tables. It is possible to improve byte efficiency through proper usage in response to the frequency of subroutine use.

(NCL PG 26a)

SNES DEVELOPMENT MANUAL

# 8.1 CPU REGISTERS

Within the CPU are the registers necessary for the execution of various commands. These are the A register (also functions as an 8-bit accumulator), X register, Y register (8-bit universal register which can also be used as an index register), PSW (program status word), SP (stack pointer), etc. These are all 8-bit registers, but the PC (program counter) is made up of 16 bits.




Figure 3-8-1 CPU Registers

(NCL PG 27)

# 8.1.1 A REGISTER

This register is used as an 8-bit accumulator. At times of 16-bit operation commands, it becomes the register which contains low byte data in the 16-bit accumulator, made up of this paired with the Y register. When operation commands are issued, it becomes the multiplier register and low byte data of the product is entered. When division commands are issued, paired with the Y register, it formulates the dividend and the resulting quotient is entered.

### 8.1.2 X REGISTER

In addition to its role as a universal data register, it also functions as an index register when index addressing is being carried out. In addition, it is used as a two- address command destination address register and X register indirect address register. In division commands, it becomes the divisor register.

### 8.1.3 Y REGISTER


In addition to its role as a universal register, it functions as an index register when index addressing is being carried out. In addition, it is used as a two address command source address register. When carrying out 16-bit operation commands, it becomes the register which contains the high byte data of the 16-bit accumulator, which is made up of the pairing of this register with the A register. When multiplication commands are being carried out, it becomes the dividend register and the product high byte data is entered. When carrying out division commands, paired with the A register it formulates the dividend and the resulting remainder is entered.

### 8.1.4 PROGRAM COUNTER

The program counter is made up of 16 bits and has an address region of 64 Kbytes. The upper level 8 bits are called PCH and the lower level 8 bits are called PCL. Normally, it will contain the address to be executed during the next machine cycle and will be incremented by only the number of bytes necessary for the command to be fetched. When there is a branching command in the midst of the program, the address of the branch destination will be stored in the program counter. When there is a reset (POR) input, reset vectors which are in addresses FFFF<sub>H</sub> and FFFE<sub>H</sub> enter respectively PCH and PCL for branching to take place.

### 8.1.5 STACK POINTER

The stack pointer is used to send data to the RAM or to recover data from the RAM when the subroutine call commands push (PUSH), pop (POP), or return (RET) are to be carried out. The address region indicated by the stack pointer is within page 1 (addresses  $0100_{H} \sim 01FF_{H}$ ).



Fixed by Hardware Determined by the Program

(NCL PG 28)

When sending data to the RAM, the stack pointer decreases by one after sending data (post decrement) and increases by one prior to restoring data (pre-increment). The diversified activities of the stack pointer are summarized below.

\*SUB-ROUTINE CALLS

Stack Address	Activity	SP Value After Sending
SP	Sending to PCH	SP-1
SP-1	Sending to PCL	SP-2

\*RESTORING FROM SUB-ROUTINE

Stack Address	Activity	SP Value After Sending
SP	Restore to PCH	SP+1
SP+1	Restore to PCL	SP+2

To send the contents of the A register, X register, Y register, or PSW (program status word) to and from the stack, the commands PUSH and POP can be used.

\*PUSH A (X, Y, PSW)

Stack Address	Activity	SP Value After Sending
SP	Sending of A (X, Y, PSW)	SP-1

\*POP A (X, Y, PSW)

Stack Address	Activity	SP Value After Sending
SP	Restore A (X, Y, PSW)	SP+1

(NCL PG 29)

### 8.1.6 PROGRAM STATUS WORD (PSW)

The program status word is made up of the various flags which are set and reset according to the results of the execution of 8-bit register commands and the various flags which determine the activities of the CPU. When reset it becomes "000-0-00".

7	6	5	4	3	2	1	0
Ν	۷	Ρ	1	н	-	Ζ	С

#### ♦ Carry Flag (C)

After operation execution, this flag is set when there has been a carry from the uppermost bit of the arithmetic logic unit (ALU) or when there has been no borrow. It is also altered with shift or rotate commands. It acts as bit accumulator for Boolean bit operation commands. It is set with the SETC command and reset with the CLRC command. The carry flag inverts with the NOTC command.  $\diamond$  Zero Flag (Z)

After operation execution, this flag is set when the result is zero and reset when the result is not zero. Even with 16-bit operation commands, zero detection is carried out. It is possible to carry out tests with conditional branching commands. ♦ Half Carry Flag (H)

After operation execution, this flag is set when there has been a carry from bit 3 of the ALU to bit 4 or when there has not been any borrow. There is no command to set the half carry flag however, it is reset by means of the CLRV command. Whenever the half carry flag is set, the overflow flag is also set.

#### ♦ Direct Page Flag (P)

This is the flag which designates the direct page to which many addressing modes are applicable, such as direct page addressing, etc. When "0", the direct page becomes the addresses of the region  $0000_{\rm H} \sim 00FF_{\rm H}$  and when "1", it becomes the addresses of the region  $0100_{\rm H} \sim 01FF_{\rm H}$ . It is set by the SET P command and reset by the CLRP command.

#### ♦ Overflow Flag (V)

After arithmetic operation execution, this flag is set when overflow or underflow has been produced. When this occurs the H flag is also set. It is possible to carry out tests with conditional branching commands.

#### ♦ Negative Flag (N)

After operation execution, this flag is set when the value of the result of MSB is "1" and reset when its value is "0". It is possible to carry out tests with conditional branching commands.

(NCL PG 30)

# 8.2 MEMORY SPACE

It is possible for the Sound-CPU to address 64 Kbytes of memory. Memory space is divided up according to purpose. From address 0000H, 512 bytes are divided into two pages of 256 byte units called page zero and page one. It is possible to access data within these regions by means of numerous addressing modes, such as direct page addressing, etc. Page one is taken up by the stack.

### 8.2.1 Direct Pages (Page Zero, Page One)

By means of setting or resetting the Direct Page flag (P) within the program status word, it is possible to designate whether page zero or page one is to be made the direct page. It is set up such that the data within this page can be treated with fewer bytes, at a higher speed, and with more numerous types of commands and addressing modes.

8.2.1.1Stack Area

The stack region is established in the RAM region within page one. The uppermost byte of the stack address is fixed at 01. The lowermost byte of the stack address must be given its initial setting by the program.

### 8.2.2 Uppermost Page (Internal ROM Region)

A mask ROM is installed within the Sound-CPU from FFC0H - FFFFF. There is a program in it which transmits data from the ROM cassette to the 512 Kbit RAM through the SNES CPU. This region is used by means of reset.

(NCL PG 31)

#### 8.2.3 Area of Applicable Bit Operation Commands

8.2.3.1SET1, CLR1

The commands SET1 (set memory bit) and CLR1 (clear memory bit) are applicable to one-bit data with the direct page.

### 8.2.3.2TSET1, TCLR1

The commands TSET1 (test and set bit) and TCLR1 (test and clear bit) are applicable to the total 64 Kbyte region.

8.2.3.3Boolean Operation Commands

The Boolean operation commands (AND1, OR1, EOR1, MOV1, NOT1) are applicable to the 8 Kbyte region of  $0000_{H} \sim 1FFF_{H}$ .




Figure 3-8-2 Boolean Bit Operation Commands

(NCL PG 32)

# 8.2.4 Direct Page Addressing

Since all of the addressing modes indicated in Figure 2-7-3 are applicable to the data of the direct page (P=0: addresses  $0000_H \sim 00FF_H$ , P=1: addresses  $0100_H \sim 01FF_H$ ) designated by the direct page (P) flag, it is possible to manipulate the data in various ways. In addition, byte efficiency improves due to the fact that direct address designation is possible by one-byte data within the command words. Since effective command cycles also decrease, data can be accessed more rapidly.

Gumbal	Addressing	# of	Effective Ac	dress Re	gion
Symbol	Addressing	Bytes	0000 <sub>H</sub> ~ 01FF <sub>H</sub>	~ 1FFF <sub>H</sub>	~ 1FFF <sub>H</sub>
dp	Direct Page	2			
dp+X	X-Indexed Direct Page	2			
dp+Y	Y-Indexed Direct Page	2			
(X)	Indirect	1			
(X)+	Indirect Auto-Increment	1			
dp. dp	Direct Page to D.P.	3			
(X),(Y)	Indirect Page to I.P.	1			
dp,#imm	Immediate Data to D.P.	3			
dp.bit	Direct Page Bit	2			
dp.bit,rel	Direct Page Bit Relative	3			
mem.bit	Absolute Boolean Bit	3			
labs	Absolute	3			
!abs+X	X-Indexed Absolute	3			
!abs+y	Y-Indexed Absolute	3			
[DP+X]	X-Indexed Indirect	2			
[DP+Y]	Indirect Y-Indexed Indirect	2			



(NCL PG 33)

# Chapter 9. Sound Programming Cautions

# 9.1 CAUTION #1

When layering sound on several tracks (for example, when layering sound effects on back-ground music), make sure an overflow does not occur due to the additional output. Eight-track sound is ultimately transmitted as one signal, which is limited by the maximum value for the DAC. Distortion noise is created when the signal exceeds this limit.




Figure 3-9-1 Wave-form Overflow

# 9.2 CAUTION #2

The following precautions should be observed when making the initial selections for a sound driver echo function.

- 1. The FLG's ECEN should not be turned "on" immediately after the EDL and ESA registers have been assigned a number. Otherwise, the RAM area used by the program or other area could be damaged. Either of the following guidelines can be used to determine the appropriate wait period after setting the EDL and ESA registers.
  - a) Wait 240 ms.
  - b) Read the EDL value ( $\alpha$ ) before writing to it, and calculate the wait period based on the following formula.

 $\alpha$  x 16 (ms)

In addition, the EVOL should be set high only after (the EDL value) x 16 ms or greater. (The read data is undefined until the DSP begins writing data, and could generate noise.)

2. Turn both the ECEN and EVOL "off" when the echo function is not in use. Data will be read and output unless the EVOL is 0.

# 9.3 CAUTION #3 (ECHO OPERATIONS)


This caution describes the procedure to be followed when writing echo data to the appropriate RAM area.

• ESA (Echo Start Address - 6DH):	Initial address for the echo start area.
• EDL (Echo Delay - 7DH):	Determines the number of address- es in the echo area begining from

### 9.3.1 PROCEDURE

An internal counter exists for the echo data, which is written sequentially. This counter is called the "echo counter". The EDL determines the maximum value of the echo counter. When the echo counter reaches (the ESA value x 80H), the echo counter is set to 00. Echo data is written two bytes at a time (4 bytes for the left and right) every 31.25 s. A delay of 16 ms occurs using a RAM address area of 80H.

The echo counter is 15 bits, from 000H ~ 7FFH. The following formula is used to determine the RAM address to which the echo data is written.



(ESA value x 100H) + (echo counter value) = (echo write address)

the initial address.

However, changes in the echo counter value do not immediately follow changes in the ESA value using the above formula. Therefore, unanticipated problems, such as data loss, could occur. The relationship between the echo counter and EDL value can be explained as follows.

It was mentioned above that the echo counter is set to 00 when it reaches (the ESA value x 80H). However, the ESA value mentioned here is not the value of ESA at that time, but at the time when the echo counter was previously set to 00. Even when the ESA value is changed, the counter continues counting until it reaches the previously set ESA value, wherein it is set to 00. Then, the last-specified ESA value and echo counter value are compared. (This is to prevent the echo counter from incrementing until the maximum value is reached, when a small value is assigned to ESA). For these reasons, the echo write address will be within the specified range if the programmer waits for the period of time specified below when re-writing the EDL value. wait time = (the EDL value prior to rewrite) x 16 ms

To insure that the echo data is written to the echo area, wait for a period equal to the last-specified EDL value x 16 ms.

# 9.4 CAUTION #4

Always select appropriate values for the echo parameters. Inappropriate values could lead to loss of data in critical RAM areas or noise generation. Reverberation may occur when the echo feedback value is too large.

# 9.5 CAUTION #5

It is extremely important to follow the recommended procedure (Caution #3, above) when setting the initial echo values and modifying the echo parameters. The RAM used as the echo buffer is also used for the program, wave form data, and sound driver. If an echo is started before the echo parameter initialization is established, critical data may be overwritten in the RAM area.

# 9.6 CAUTION #6

Do not use an excessive sound data compression ratio. An excessive compression ratio results in distorted sound output.


# 9.7 CAUTION #7

When performing sound checks, the monaural sound output should also be checked. Sound data created for stereo output may not be produced as desired when played on a monaural output device. Super NES monaural sound is generated by adding stereo sound output in the circuit. When, for example, a phase effect is created in stereo by setting negative values in the volume register, the sound volume may be altered when the sound is combined to generate monaural output. 


# 9.8 CAUTION #8

Sampled data should not have any discontinuity. A crackling noise is produced by discontinuous samples. The following are examples of discontinuity in the sampled data.


• The sampled data does not begin at 0.



• The sampled data does not end at 0.



A discontinuity occurs in the middle of the sampled data.



# 9.9 CAUTION #9

When transferring data between the Super NES CPU and the APU using the IPL loader, a hang-up can occur if the program is interrupted.

When the Super NES CPU sends the termination code, the Sound CPU sends a code to the Super NES CPU to indicate that it has received data. The Sound CPU erases this code after 300-400  $\mu$ sec.

If an interrupt occurs after sending the termination code, for a period which is greater than 300-400 micro-seconds, the status code from the Sound CPU will be erased before it can be read by the Super NES CPU. The hang-up will occur because the Super NES CPU will wait indefinitely for the Sound CPU to indicate that it has received data.

Two possible options are available to prevent this from occuring.

- Modify the transfer routine run on the Super NES CPU side.
- Inhibit interrupts during transfer.

These options are demonstrated below.

### 9.7.1 MODIFIED TRANSFER ROUTINE

Add two lines as shown to the routine.

boot_wait3 <b>boot_ret</b>	adc pla sta <b>cpx</b> <b>bcc</b> bne bvs plp rts end	#07fh !APU_port 0 #1 boot_ret !APU_port0 boot_wait3	; original code ; original code ; original code <b>; solution #1</b> <b>; solution #1</b> ; original code ; original code ; original code ; original code ; original code ; original code
-------------------------------	----------------------------------------------------------------------------------	--------------------------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

# 9.7.2 INHIBITING INTERRUPTS


Inhibit any interrupt from the time the termination code is sent until the Sound CPU sends an acknowledgement. This is demonstrated by the highlighted code below.

boot_wait3	adc pla <b>sta</b> <b>cmp</b> <b>bne</b> bvs pop rts end	#07fh !APU_port 0 !APU_port0 boot_wait3	; original code ; original code ; <b>no interrupt</b> ; <b>no interrupt</b> ; <b>no interrupt</b> ; <b>original code</b> ; original code ; original code
------------	----------------------------------------------------------------------------------	--------------------------------------------------	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

# 9.10 CAUTION #10 - DATA TRANSFER


When data is written to Port 0 <2140H> and Port 1 <2141H> in the 16 bit mode, during data transfer from the Super NES APU, the value of Port 3 <2143H> may, inadvertantly, be changed. Therefore, the 8 bit mode should be used when writing data to these ports.

This occurs because multiple ROMs installed on the game pak PCB can increase load capacity of the data bus and, when combined with a drastic fluctuation of CPU data output, cause noise in the data being written. An example is provided below.



In the example on the previous page, if data is written to 2140H (Port 0) and 2141H (Port 1) in the 16 bit mode, noise pulses may occur at B-Address 1 due to noise which occurs when all CPU data simultaneously changes from high to low. This depends upon the type of CPU data. When data is written to 2141H (Port 1), B-Address1 becomes "1". In other words, the same data is written to 2143H (Port 3) due to this pulse.


Γ




(NCL PG 68)


### **OBJECT DATA TO BE STORED**

4 BIT CONSTRUCTION [8 x 8 x 4 Bit (16 WORD) / CHARACTER] (Refer to page A-12) 8 x 8 (Character Size) x 4 (Bit Construction) x 512 (Number of character) [In case BA1=1 and BA0=0 are set by "OBJ NAME BASE ADDRESS" and also N1=0 and N0=0 are set by "OBJ NAME SELECT"]



(NCL PG 69)






H-POSITION (9-BIT) (RANGE -256 ~ 255) **OBJECT DISPLAY** 

(NOTE-1) The H-position is a complementary expression of 2 (9-bit).

- (NOTE-2) The coordinate of the OBJ displayed is shifted down compared to the coordinate of the BG displayed. [Interlace: 2-dot / Non-Interlace: 1-dot] (See page A-10.)
- (NOTE-3) "100H" is basically prohibited to use for 9-bit of the H-Position. (If it is used, it must be counted as OBJ quantity displayed even if it is not displayed on the screen.)



In case the character code is 000 through 0FF, the V-RAM address per character data (16-word) will be "n (Name Base Address) + N (Name) x 16 ~ n + N x 16 + 15." If the character code is 100 through 1FF, it will be "n + Ns (Name Select) x 4K + N x 16 ~ n + Ns x 4K + N x 16 + 15."

(NCL PG 71)

# OBJECT

# OF CELLS DISPLAYED	128							
CELL SIZE	8X8	16X16	32X32	64X64				
# OF LINES DISPLAYED	32-pcs	; (convei	ted to 8:	x8 size) I				
# OF CELL-COLOR	16							
# OF PALETTE	8							
# OF COLOR ON SCREEN	128							
ATTRIBUTE	H-FLIF DISPL (Select	P, V-FLIF AY PRIC priority	P FUNCT DRITY against	FION BG)				

# BG

	# OF SCREENS DIS- PLAYED	SCREEN	# ( CE D(	LL	# OF CELL COLOR	# OF PALETTES	# OF COLORS PER SCREEN			I	=U	NC.	ГІС	DN					
		BG1	8 X	8	4	8	32	1	2	3		5	6)(	2	8)		10		
0	MAX 4	BG2		R	4	8	32	1	2	3		5	6	20	8		10		
0		BG3		'n	4	8	32	1	2	3		5	6	D	8)		10		
		BG4	16)	( 16	4	8	32	$\bigcirc$	2	3		5	6	D	8		10		
		BG1			16	8	128	1	2	3		5	6	70	8)		10		
1	MAX 3	BG2			16	8	128	1	2	3		5	6	D	8		10		
		BG3			4	8	32	1	2	3		5	6	D	8		10		
2	MAX 2	BG1			16	8	128	1	2	3		5	6	D	8)		10	D	
2		BG2			16	8	128	1	2	3		5	6	Ð	8		10	D	
3	MAX 2	BG1			256	1	256	1	2	3		5	6)(	7)(	8	9	10		
5		BG2			16	8	128	1	2	3		5	6	D	8		10		
4	MAX 2	BG1			256	1	256	1	2	3		6	6	2)(	8	9	10	D	٦
		BG2			4	8	32	1	2	3		5	6	7	8		10	0	
5	MAX 2	BG1		1	16	8	128	1	2	3		5		2)(	8)				C
5		BG2			4	8	32	1	2	3		5		Ð	8	:			D
6	1	BG1	16>	(8	16	8	128	1	2	3		5	(	D	8)		1	0	C
7	1	BG1	8)	(8)	256	1	256	1		3	4	6	6	7)(	8)	9	10		
EXT BG	1	BG2	8)	(8)	128	1	128	1		3	4	6	6	D	8	9	10		

(NCL PG 72)

•

[Main Function of BG]


- 1. HV Scroll (each screen)
- 2. HV Flip (each character)
- 3. Mosaic
- 4. Rotate, Enlarge, Reduce
- 5. Window Mask
- 6. Screen Addition and Subtraction
- 7. Fixed Color Addition and Subtraction
- 8. Color Window
- 9. CG Direct Select
- 10. Horizontal Pseudo 512
- 11. Offset Change
- 12. Horizontal 512 Mode

[Other Function]


- Priority (each character/mode 0 ~ 6)
- Screen HV Rotate (mode 7)

(Refer to Chapter 4) (Refer to Chapter 5) (Refer to Chapter 6) (Refer to ¶7.1) (Refer to ¶7.2) (Refer to ¶7.2) (Refer to Chapter 8) (Refer to Chapter 9) (Refer to Chapter 12) (Refer toChapter 19)

(NCL PG 72)




A-7





#### **ADDRESS INCREMENT ORDER**

(NCL PG 74)




When SC data (Name) is set during BG Mode 0  $\sim$  6 as demonstrated in the table above, Character data accesses horizontally by 8 dots in Full Graphic (G0, G1) of register <2115H>.






(NCL PG 74a)


#### BG SC DATA (MODE 0 ~ 6)



(NCL PG 75)





#### CHR DATA CONSTRUCTION





#### **OFFSET CHANGE MODE**

The offset change mode can be used in the BG mode 2, 4 and 6, and the following data is required in this mode.











(NCL PG 79)

### **BG Screen (BG Mode 7)** Screen Size and Area are Fixed



(NCL PG 79a)




1024 DOT (128 CHR)

### **OPERATION (ROTATION/ENLARGEMENT/REDUCTION)**

 $X_0 \bullet Y_0$ : Center Coordinate  $X_1 \bullet Y_1$ : Display Coo  $X_2 \bullet Y_2$ : Coordinate before calculation of display coordinate


If the reduction rates for X-dir (a) and the reduction rates for Y-dir ( $\beta$ ) are considered, the formula described above will be as follows:


 $\begin{array}{ll} A=\!\cos\gamma\,\times\,(1/a), & B=\!\sin\,\gamma\,\times\,(1/a), \\ C=\!-\!\sin\gamma\,\times\,(1/\,\beta), & D=\!\cos\gamma\,\times\,(1/\,\beta), \\ & (NCL\,PG\,80) \end{array}$ 



NOTE: DA0 ~ DA7 are used for the character dot data. CL0 ~ CL2 are used for the BG-SC data of the color. (However, in case of Mode-7, CL0 ~ CL2 should be "0") NOTE: If they are "0," it becomes transparent. The color of CG-RAM address (00H) will be background. (NCL PG 81)

### WINDOW






(NCL PG 82)


.

#### **BG & OBJ PRIORITY**

4-SCREEN/3-SCREEN MODE (In case Mode 0 and 1 are selected by register <2105H>) \*In case "D3=1" is selected by register <2105H> in the mode-1



2-SCREEN/1-SCREEN MODE (in case Mode 2 ~ 7 is selected by register <2105H>)




NOTE: In case of the display priority between the OBJ's, normally the lower numbered OBJ will be displayed as higher priority. (See page 1-20-2 for exception.) This display priority will be determined before the priority between OBJ and BG is determined.

NOTE: In case of Mode 7, the priority is 0 at BG1.

(NCL PG 83)

### SCREEN




APPROX. 63.5 μ s

(NCL PG 84)


### **BG SCREEN**

H/V SCROLL 1 (Scroll range by the combination of modes and SC size against screen) <Example: in case SC size is "3" - refer to register 2107H ~ 210AH>

- \*In case of mode 0, 1, 2, 3, & 4
- BG SIZE (8 x 8)




- RANGE OF H-SCROLL: 0~511 (Scroll 1-dot to the left by adding 1)
  RANGE OF V-SCROLL: 0~511 (Scroll 1-dot up by adding 1)
- BG SIZE (16 x 16)



(NCL PG 85)

### **BG SCREEN**

H/V SCROLL @ (Scroll range by the combination of modes and SC size against screen) <Example: in case SC size is "3" - refer to register 2107H ~ 210AH>



RANGE OF H-SCROLL: 0~511 (Scroll 2-dots to the left by adding 1)

D

õ

RANGE OF V-SCROLL: 0~511 (Scroll 1-dot up by adding 1)

DISPLAY


- 16 DOT 1 DISPLAY 6 D 0
- RANGE OF H-SCROLL: 0~511 (Scroll 2-dots to the left by adding 1) RANGE OF V-SCROLL: 0~1023 (Scroll 1 dot up by adding 1)

(NCL PG 86)


D

ō


т




A-23



(NCL PG 101)




### DETECT BEGINNING OF V - BLANK




The "Blank NMI" flag of register <4210H> will be set at the beginning of V - Blank and will reset at the end of V - Blank. It may also be reset by reading register <4210H>. <EXAMPLE>

1. In case of detecting the beginning of V - Blank by NMI :



NMI is an edge trigger. If register <4210H> is not read during V - Blank and "NMI Enable" is set to "1", NMI will be duplicated. 2. In case of detecting the beginning of V - Blank by the flag :



(NCL PG 103)

## SUMMARY OF REGISTERS

E

REGISTERS (WRITE ) S - PPU

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0			
2100H	Blanking					ade IN/O	JT (0 ~ 15	)			
2101H	OB	J Size Sel	ect	OBJ Nan	ne Select	OBJ Na	ame Base	Address			
2102H		OAM Address									
2103H	OAM Prio Rotation	rity					OA	M Address MSB			
2104H			(	DAM Data	(Low, High	)					
2105H	BG4	BG BG3	BG2	BG1	BG 3 Priority	BG	Mode (0 ~	• 7)			
2106H		Mosai	c Size	1	BG4	Mosaic BG3	Enable BG2	BG1			
2107H		E	G1 SC Ba	ase Addres				C Size			
2108H		E	BG2 SC Ba	ase Addres	S		BG2 S	C Size			
2109H		E	BG3 SC Ba	ase Addres	S		BG3 S	C Size			
210AH		E	BG4 SC Ba	ase Addres	S		BG4 S	C Size			
210BH	BC	62 Name E	ase Addre	ess	BC	G1 Name E	ase Addre	ess			
210CH	BC	64 Name E	ase Addre	ess	BC	G3 Name E	Base Addre	ess			
210DH			BG	a1 H - Offse	et (Low, Hi	gh)					
210EH			BC	G1V - Offse	et (Low, Hig	gh)					
210FH			BG	2 H - Offse	et (Low, Hi	gh)					
2110H			BG	62 V - Offse	et (Low, Hi	gh)	21940 - Barrisson				
2111H			BG	3 H - Offse	et (Low, Hi	gh)					
2112H		-	BO	33 V - Offse	et (Low, Hi	gh)					
2113H			BG	64 H - Offs	et (Low, Hi	gh)					
2114H			BG	64 V - Offse	•	• /					
2115H	H/L Inc				V - RA Full G	M Address	Sequence SC Inc	e Mode rement			
2116H			V	/ - RAM Ac							
2117H			V	' - RAM Ad	dress (Hig	h)					
2118H				V - RAM [	Data (Low)						
2119H				V - RAM [	Data (High)	)					
211AH	Screen Over						Scree V	en Flip   H			

(NCL PG 104)

-	` <u>`</u>	/0-110									
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0			
211BH			Matri	x Paramete	er A (Low,	High)					
211CH			Matri	x Paramete	er B (Low,	High)					
211DH			Motri	x Paramete	or C (Low	High)					
21100			Main	x raiamete		rign)					
211EH		Matrix Parameter D (Low, High)									
211FH			Matri	x Paramete	er X (Low,	High)					
2120H			Matri	x Paramete	er Y (Low,	High)					
2121H		***		CG - RAM	Address						
2122H			CG	i - RAM Da	ta (Low, H	igh)					
2123H	W2 FN	BG2 V I IN/OUT			W2 FN	BG1 W IN/OUT	Vindow W1 EN	IN/OUT			
2124H			Vindow	· · · · ·			Vindow				
_ 2125H		Color V I IN/OUT	Vindow	IN/OUT		OBJ W	Vindow				
2126H			Win	dow H0 Pc	sition (0 ~	255)					
2127H			Win	dow H1 Pc	sition (0 ~	255)					
2128H			Win	dow H2 Pc	sition (0 ~	255)					
2129H			Win	dow H3 Pc	sition (0 ~	255)					
212AH		~		Windo	w Logic			~ 4			
212BH	B	G4	В	G3	р ВС		L BC w Logic	a1			
				<u>.</u>		lor	<sup>°</sup> 0	BJ			
212CH				OBJ	T I BG4	hrough Ma I BG3	lin I BG2	BG1			
212DH				OBJ		hrough Su BG3		BG1			
212EH				OBJ		h Main (W BG3	/indow) BG2	BG1			
212FH				OBJ		gh Sub (W BG3		BG1			
2130H	Main	Window SW (A)	ON/OFF	SW (B)			CG ADD Enable	Direct Select			
2131H	ADD	1/2 Enable	BACK		ADD or SI BG4	UB Enable I BG3		BG1			
2132H					stant Data			Dai			
2133H	Blue EXT.	EXT.	Red	1	Pseudo	r Brilliance 224/239	OBJ - V	Inter-			
	Sync.	Input	L		512		Select	lace			

REGISTERS (WRITE ) S - PPU

(NCL PG 104)

### S - PPU READ REGISTER

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0				
2134H	- 07											
21340		M P Y (Low)										
2135H				MOV	(Mid)							
				MPY	(IVIIC)							
2136H				MPY	(High)							
2137H			So	ft Latch for	r H/V Cour	nter	·····					
2138H			(	DAM Data	(Low, High	ר)						
2139H				V - RAM [	Data (Low)							
213911												
213AH				V - RAM D	Data (High)	)						
				<u> </u>								
213BH				CG Data (	Low, High	)						
213CH			Output D	ata of H -	Counter (L	ow, High)						
			•									
213DH			Output D	ata of V - 0	Counter (L	ow, High)						
213EH	Time	me Range Master S - PPU1 Version Number										
21361	Over	Over	/Slave					_				
213FH	Field											
L		Latch		/PAL								

#### APU READ/WRITE REGISTER

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0		
2140H				APU I/	O Port					
2141H		APU I/O Port								
2142H				APU I/	O Port		- · ·			
2143H				APU I/	O Port					

### WORK RAM READ/WRITE REGISTER

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
2180H				WORK R	AM Data			

#### WORK RAM WRITE REGISTER

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0		
2181H			wo	RK RAM	Address (L	.ow)				
2182H			WC	RK RAM	Address (N	/lid)				
2183H		WORK RAM Address (High								

(NCL PG 105)

ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0
4200H	NMI Enable		Timer V - EN	Enable   H- EN				Joy - C Enable
4201H				I/O	Port			
4202H				Multipli	cand - A			
4203H				Multip	lier - B	<u> </u>		
4204H				Dividend	- C (Low)		<u> </u>	
4205H			· · · · · ·	Dividend	- C (High)			
4206H			Hand Sar -	Divis	or - B			
4207H				H - Coun	ter Timer			
4208H								H - MSB
4209H				V - Coun	ter Timer			
420AH								V - MSB
420BH	CH7 EN	CH6 EN	Genera   CH5 EN	I Purpose    CH4 EN	DMA (Ena   CH3 EN	ble Flag)   CH2 EN	CH1 EN	CH0 EN
420CH	CH7 EN	CH6 EN	CH5 EN	H-DMA (E  CH4 EN	nable Flag   CH3 EN	) CH2 EN	CH1 EN	CH0 EN
420DH								2.68 /3.58

.

**REGISTERS (WRITE ) S - CPU** 

(NCL PG 106)

.

REGISTERS	(READ)	S - CPU										
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0				
4210H	Blank NMI				SNE	S - CPU V	ersion Nu	mber				
4211H	Timer IRQ											
4212H	V -Blank	H -Blank						Joy - C Enable				
4213H		I/O Port										
4214H				Quotient	- A (Low)		0					
4215H				Quotient	- A (High)							
4216H			Proc	luct - C / R	emainder	(Low)						
4217H			Prod	uct - C / R	emainder (	High)						
4218H		· · · · ·		Joy Contro	oller I (Low	)	n fini iz i					
4219H				Joy Contro	ller I (High	)						
421AH				Joy Contro	ller II (Low	')		. <u>, , , , , , , , , , , , , , , , , , ,</u>				
421BH		· · · · · ·		Joy Contro	ller II (High	1)						
421CH				Joy Contro	ller III (Lov	/)						
421DH				Joy Control	ler III (Hig	h)						
421EH		Joy Controller IV (Low)										
421FH				loy Control	ler IV (Hig	h)						

REGISTERS (WRITE ) S - CPU

				•		•	• • • • • •	• • • • • • • • • • • • • • • • • • • •		
ADDRESS	D7	D6	D5	D4	D3	D2	D1	D0		
43X0H	CHX *T-Org	CHX Type		A - Bus INC/DEC		CHX Transfer Word Select				
43X1H		CHX B - Address								
43X2H		CHX A1 Table Address (Low)								
43X3H		CHX A1 Table Address (High)								
43X4H		CHX A Table Bank								
43X5H	СНХ	CHX Data Address (H-DMA) (Low) / Number of Bytes to be Transferred (General Purpose DMA)								
43X6H	СНХ	Data Add / Numb	ress (H-DI er of Bytes	MA) s to be Tra	nsferred (C	General Pu	Irpose DM	(High) A)		
43X7H			CH	IX Data Ba	ink (H - DN	MA)				
43X8H			СНУ	( A2 Table	Address (	Low)				
43X9H		CHX A2 Table Address (High)								
43XAH	Continue	tinue Number of Lines								

\* T - Org means the "Transfer Orientation".

(NCL PG 106)

# Appendix C SPC700 Commands

## C.1 SUMMARY OF SPC700 COMMANDS

An SPC700 series is used for the SNES sound source CPU. However, standby and sleep modes cannot be used. The command set operand notation and explanation of command activity are indicated in the table below. The upper portion of the table contains symbols necessary to operand description. These are symbols necessary for assembler description. In the lower portion of the table, the values of the various operands are expressed as symbols. Assembler descriptions are given as numerical values or labels.

Symbol Meaning A A Register Х X Register Y **Y** Register PSW **Program Status Word** YA Y, A paired 16-bit register PC **Program Counter** SP Stack Pointer Indirect Expression () ()+ Indirect Auto-increment Expression # Immediate Data ! Absolute Address 1 Bit Reversal **Bit Position Indicator** Indexed Indirect Expression [] Hexadecimal Notation н imm 8-bit Immediate Data Offset Address within Direct Page dp abs **16-bit Absolute Address** rel **Relative Offset 2's Complement** mem **Boolean Bit Operation Address** bit Bit Location MSB х 0 MSB у 0 Offset Within U Page upage n Vector Call Number

Table C-1 Command Operand Symbols and Meaning

(NCL PG 35)

The following symbols are used, in addition to those on the previous page, for the purpose of explaining operational functions.

Table C-2 Symbols and Meaning for Operational Description

Symbol	Meaning
Ν	Negative Flag
V	Overflow Flag
Р	Direct Page Flag
В	Break Flag
н	Half Carry Flag
I.	Indirect Master Enable Flag
Z	Zero Flag
С	Carry Flag
+	Addition
-	Subtraction
:	Comparison
AND	Logic Product
OR	Logic Sum
EOR	Exclusive Logic Sum
*	Multiplication
1	Division
Q	Division Quotient
R	Division Remainder
<d></d>	Destination
<s></s>	Source
$\rightarrow$	Direction of Data Transmission
	Data Decrement
++	Data Increment
< <	1 Bit Shift Left
>>	1 Bit Shift Right

Note: The number of cycles of conditional branching commands are appropriate to cases when there is no branching to the left side and there is branching to the right side.

Table C-3 Explaination of Symbols in the Status Flag Column

Symbol	Meaning	
•	No Change	
0	Cleared to "0"	
1	Set to "1"	
Flag Name	Set or Cleared Depending on Result	

(NCL PG 36)

.

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
MOV	A, #imm	E8	2	2	A ← imm	NŻ
MOV	A. (X)	E6	1	3	A ← (X)	NZ
MOV	A, (X)+	BF	1	4	$A \leftarrow (X)$ with auto increment	NZ
MOV	A, dp	E4	2	3	A ← (dp)	NZ
MOV	A, dp+X	F4	2	4	A ← (dp+X)	NZ
MOV	A, labs	E5	3	4	A ← (abs)	NZ
MOV	A, !abs+X	F5	з	5	A ← (abs+X)	NZ
MOV	A, !abs+Y	F6	3	5	A ← (abs+Y)	NZ
MOV	A, [dp+X]	E7	2	6	A ← ((dp+X+1)(dp+X))	NZ
MOV	A, [dp]+Y	F7	2	6	A ← ((dp+1)(dp)+Y)	NZ
MOV	X, #imm	CD	2	2	X 🗲 imm	NZ
MOV	X, dp	F8	2	3	X ← (dp)	NZ
MOV	X, dp+Y	F9	2	4	X ← (dp+Y)	NZ
MOV	X, labs	E9	3	4	X 🗲 (abs)	NZ
MOV	Y, #imm	8D	2	2	Y ← imm	NZ
MOV	Y, dp	EB	2	3	Y ← (dp)	NZ
MOV	Y, dp+X	FB	2	4	Y ← (dp+X)	NZ
MOV	Y, labs	EC	3	4	Y ← (abs)	NZ

Table C-4 8-bit Data Transmission Commands, Group 1

Table C-5 8-bit Dat	a Transmission Commands, Group 2

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
MOV	(X), A	C6	1	4	$A \rightarrow (X)$	
MOV	(X)+, A	AF	1	4	$A \rightarrow (X)$ with auto increment	
MOV	dp, A	C4	2	4	$A \rightarrow (dp)$	
MOV	dp+X, A	D4	2	5	A → (dp+X)	
MOV	labs, A	C5	3	5	A → (abs)	
MOV	!abs+X, A	D5	3	6	$A \rightarrow (abs+X)$	
MOV	!abs+Y, A	D6	З	6	A → (abs+Y)	
MOV	[dp+X], A	C7	2	7	$A \rightarrow ((dp+X+1)(dp+X))$	
MOV	[dp]+Y, A	D7	2	7	$A \rightarrow ((dp+1)(dp)+Y)$	
MOV	dp, X	D8	2	4	X → (dp)	
MOV	dp+Y, X	D9	2	5	$X \rightarrow (dp+Y)$	
MOV	labs, X	C9	З	5	X → (abs)	
MOV	dp, Y	СВ	2	4	Y → (dp)	
MOV	dp+X, Y	DB	2	5	Y → (dp+X)	
MOV	labs, Y	СС	3	5	$\Upsilon \rightarrow (abs)$	

(NCL PG 37)

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
MOV	Α, Χ	7D	1	2	A← X	NZ
MOV	Α, Υ	DD	1	2	A← Y	NZ
MOV	Х, А	5D	1	2	X← A	NZ
MOV	Υ, Α	FD	1	2	Y← A	NZ
MOV	X, SP	9D	1	2	X← SP	NZ
MOV	SP, X	BD	1	2	SP← X	
MOV	dp <d>, dp<s></s></d>	FA	З	5	(dp <d>) ← (dp<s>)</s></d>	
моу	dp, #imm	8F	3	5	(dp) <b>←</b> imm	

Table C-6 8-bit Data Transmission Commands, Group 3

(NCL PG 38)

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
ADC	A, #imm	88	2	2	A ← A + imm + C	NVH.ZC
ADC	A, (X)	86	1	3	A ← A + (X) + C	NVH.ZC
ADC	A, dp	84	2	3	A < A + (dp) + C	NVH.ZC
ADC	A, dp+X	94	2	4	A 🗲 A + (dp+X) + C	NVH.ZC
ADC	A, labs	85	3	4	A 🗲 A + (abs) + C	NVH.ZC
ADC	A, !abs+X	95	3	5	A 🗲 A + (abs + X) + C	NVH.ZC
ADC	A, labs+Y	96	3	5	A 🗲 A + (abs + Y) + C	NVH.ZC
ADC	A, [dp+X]	87	2	6	$A \leftarrow A + (dp+X+1)(dp+X) + C$	
ADC	A, [dp]+Y	97	2	6	$A \leftarrow A + ((dp+1)(dp)+Y) + C$	NVH.ZO
ADC	(X), (Y)	99	1	5	$(X) \leftarrow (X) + (Y) + C$	NVH.ZO
ADC	dp <d>, dp<s></s></d>	89	3	6	(dp <d>)← (dp<d>) + (dp<s>) +</s></d></d>	C NVH.ZO
ADC	dp, #imm	98	3	5	(dp)← (dp) + imm + C	NVH.Z
SBC	A, #imm	A8	2	2	$A \leftarrow A - imm - \overline{C}$	NVH.ZC
SBC	A, (X)	A6	1	3	A ← A - (X)-Ē	NVH.Z
SBC	A, dp	A4	2	3	A 🗲 A- (dp)- C	NVH.Z
SBC	A, dp+X	B4	2	4	A 🗲 A- (dp+X)- 🔂	NVH.Z
SBC	A, labs	A5	3	4	A 🗲 A- (abs)- C	NVH.Z
SBC	A, labs+X	B5	3	5	A 🗲 A - (abs + X)- C	NVH.Z
SBC	A, labs+Y	B6	3	5	A ← A - (abs + Y)- C	NVH.Z
SBC	A, [dp+X]	A7	2	6	A ← A - (dp+X+1)(dp+X) - C	NVH.Z
SBC	A, [dp]+Y	B7	2	6	A ← A - ((dp+1)(dp)+Y) - C	NVH.Z
SBC	(X), (Y)	B9	1	5	(X) ← (X)-(Y)- C	NVH.Z
SBC	dp <d>, dp<s></s></d>	A9	3	6	(dp <d>)← (dp<d>) - (dp<s>)- C</s></d></d>	NVH.Z
SBC	dp, #imm	B8	3	5	(dp)← (dp) - imm - C	NVH.Z
CMP	A, #imm	68	2	2	A - imm	NZ
CMP	A, (X)	66	1	3	A - (X)	NZ0
CMP	A, dp	64	2	3	A -(dp)	NZ0
CMP	A, dp+X	74	2	4	A - (dp+X)	NZ0
CMP	A, labs	65	3	4	A - (abs)	NZ0
CMP	A, labs+X	75	3	5	A - (abs+X)	NZ(
CMP	A, labs+Y	76	3	5	A - (abs+Y)	NZ0
CMP	A, [dp+X]	67	2	6	A - ((dp+X+1)(dp+X))	NZ0
CMP	A, [dp]+Y	77	2	6	A - ((dp+1)(dp)+Y)	NZ(
CMP	(X), (Y)	79	1	5	(X) - (Y)	NZ0
CMP	dp <d>, dp<s></s></d>		3	6	(dp <d>) - (dp<s>)</s></d>	NZ
CMP	dp, #imm	78	3	5	(dp) - imm	NZ
CMP	X, #imm	C8	2	2	X - imm	NZ
CMP	X, dp	ЗE	2	3	X - (dp)	NZ
CMP	X, labs	1E	3	4	X - (abs)	NZ
CMP	Y, #imm	AD	2	2	Y -imm	NZ
CMP	Y, dp	7E	2	3	Y -(dp)	NZ
CMP	Y, labs	5E	3	4	Y -(abs)	NZ

Table C-7 8-bit Arithmetic Operation Commands

(NCL PG 39)

AND       A, (X)       26       1       3       A $\leftarrow$ A AND (X)       N.         AND       A, dp       24       2       3       A $\leftarrow$ A AND (dp)       N.         AND       A, dp+X       34       2       4       A $\leftarrow$ A AND (dp+X)       N.         AND       A, labs       25       3       4       A $\leftarrow$ A AND (db+X)       N.         AND       A, labs+X       35       3       5       A $\leftarrow$ A AND (db+X)       N.         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (db+X)       N.         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (db+X+1)(dp+X)       N.         AND       A, [dp+X]       27       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N.         AND       A, [dp+X]       37       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N.         AND       dp.dd>, dp <s> 29       3       6       (dp<d>       (dp<d>&gt;) AND (dp<cs>)       N.         AND       dp.dd+imm       38       3       5       (dp&lt;       (dp<d>&gt;) AND (dp<cs>)       N.         OR       A, dp       4       2       A <math>\leftarrow</math> A OR (dp)       N.       OR<th>Mnemonic</th><th>Operand (</th><th>Code</th><th>Bytes</th><th>Cycles</th><th>Operation NV</th><th>PBHIZC</th></cs></d></cs></d></d></s>	Mnemonic	Operand (	Code	Bytes	Cycles	Operation NV	PBHIZC
AND       A, dp       24       2       3       A $\leftarrow$ A AND (dp)       N         AND       A, dp+X       34       2       4       A $\leftarrow$ A AND (dp+X)       N         AND       A, labs       25       3       4       A $\leftarrow$ A AND (dp+X)       N         AND       A, labs+X       35       3       5       A $\leftarrow$ A AND (abs)       N         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (abs+X)       N         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (abs+X)       N         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (abs+X)       N         AND       A, labs+Y       37       2       6       A $\leftarrow$ A AND (dp+X+1)(dp+Y)       N         AND       M, [dp+X]       27       2       6       A $\leftarrow$ A AND (dp+X)       N         AND       M, [dp+X]       97       2       6       A $\leftarrow$ A AND (dp+X)       N         AND       dp, dp <s> 29       3       6       (dp<d>dp<d>A) AND (dp<s>)       N         OR       A, (fm       8       2       2       A <math>\leftarrow</math> A OR (dp       N         OR&lt;</s></d></d></s>	AND	A, #imm	28	2	2	A ← A AND imm	NZ.
AND       A, dp+X       34       2       4       A $\leq$ A AND (dp+X)       N.         AND       A, labs       25       3       4       A $\leq$ A AND (abs)       N.         AND       A, labs+X       35       3       5       A $\leq$ A AND (abs+X)       N.         AND       A, labs+Y       36       3       5       A $\leq$ A AND (abs+X)       N.         AND       A, [dp+X]       27       2       6       A $\leq$ A AND (dp+X+1)(dp+X))       N.         AND       A, [dp]+Y       37       2       6       A $\leq$ A AND (dp+X+1)(dp+X))       N.         AND       A, [dp]+Y       37       2       6       A $\leq$ A AND (dp+X+1)(dp+X))       N.         AND       A, [dp]+Y       37       2       6       A $\leq$ A AND (dp+X+1)(dp+X))       N.         AND       dp(dp, #imm       38       3       5       (dp(dp) <)       N.       N.         AND       dp, #imm       98       2       2       A $\leq$ A OR (MP)       N.       N.         OR       A, dp       04       2       3       A $\leq$ A OR (MP)       N.       N.         OR       A, labs       05       3       4       A $\leq$ A OR (MP)	AND	A, (X)	26	1	3	$A \leftarrow A \text{ AND } (X)$	NZ.
AND       A, labs       25       3       4       A $\leftarrow$ A AND (abs)       N         AND       A, labs+X       35       3       5       A $\leftarrow$ A AND (abs+X)       N         AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (abs+X)       N         AND       A, [dp+X]       27       2       6       A $\leftarrow$ A AND (dbs+Y)       N         AND       A, [dp]+Y       37       2       6       A $\leftarrow$ A AND (db+X+1)(dp+X))       N         AND       A, [dp]+Y       37       2       6       A $\leftarrow$ A AND (db+X+1)(dp+X))       N         AND       dp(dp, dp<>39       1       5       (X) $\leftarrow$ (X) AND (Y)       N       N         AND       dpd, firm       38       3       5       (dp, db) $\leftarrow$ (dp, AND irrm       N         AND       dp(dp       4       2       A $\leftarrow$ A OR irr       N       OR         A, dp       04       2       3       A $\leftarrow$ A OR irr       N       OR         A, dp       04       2       3       A $\leftarrow$ A OR (dp+X)       N       OR         OR       A, labs+X       15       3       5       A $\leftarrow$ A OR (db>X)       N <td>AND</td> <td>A, dp</td> <td>24</td> <td>2</td> <td>3</td> <td>A ← A AND (dp)</td> <td>NZ.</td>	AND	A, dp	24	2	3	A ← A AND (dp)	NZ.
AND       A, labs+X       35       3       5       A $\leq$ A AND (abs+X)       N         AND       A, labs+Y       36       3       5       A $\leq$ A AND (abs+Y)       N         AND       A, [dp+X]       27       2       6       A $\leq$ A AND (dbs+Y)       N         AND       A, [dp]+Y       37       2       6       A $\leq$ A AND ((dp+1)(dp)+Y)       N         AND       A, [dp]+Y       37       2       6       A $\leq$ A AND ((dp+1)(dp)+Y)       N         AND       dp, dp(dp), (Y)       39       1       5       (X) $\leq$ (X) AND (Y)       N         AND       dp, #imm       38       3       5       (dp,dp) < (dp,dn) Imm	AND	A, dp+X	34	2	4	A ← A AND (dp+X)	NZ.
AND       A, labs+Y       36       3       5       A $\leftarrow$ A AND (abs+Y)       N         AND       A, [dp+X]       27       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N         AND       A, [dp]+Y       37       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N         AND       A, [dp]+Y       37       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N         AND       dp, dp <s> 29       3       6       (dp<d>&gt; (dp<d>&gt; AND (Y))       N         AND       dp, #imm       38       3       5       (dp) <math>\leftarrow</math> (dp AND imm       N         OR       A, #imm       08       2       2       A <math>\leftarrow</math> A OR imm       N         OR       A, dp       04       2       3       A <math>\leftarrow</math> A OR (Ap)       N         OR       A, dp +X       14       2       4       A <math>\leftarrow</math> A OR (dp)       N         OR       A, labs       05       3       4       A <math>\leftarrow</math> A OR (abs)       N         OR       A, labs+Y       16       3       5       A <math>\leftarrow</math> A OR (idp+X)       N         OR       A, [dp+X]       07       2       6       A <math>\leftarrow</math> A OR (idp+X+1)(dp+X))       N</d></d></s>	AND	A, labs	25	З	4	A ← A AND (abs)	NZ.
AND       A, [dp+X]       27       2       6       A $\leftarrow$ A AND ((dp+X+1)(dp+X))       N         AND       A, [dp]+Y       37       2       6       A $\leftarrow$ A AND ((dp+1)(dp)+Y)       N         AND       (X), (Y)       39       1       5       (X) $\leftarrow$ (X) AND (Y)       N         AND       dp <dp>, dp<sb< td="">       29       3       6       (dp<d>&gt; (dp<d>&gt; AND (Y)       N         AND       dp, #imm       38       3       5       (dp) <math>\leftarrow</math> (dp) AND imm       N         OR       A, #imm       08       2       2       A <math>\leftarrow</math> A OR imm       N         OR       A, dp       04       2       3       A <math>\leftarrow</math> A OR (dp)       N         OR       A, dp       04       2       3       A <math>\leftarrow</math> A OR (dp)       N         OR       A, dp+X       14       2       4       A <math>\leftarrow</math> A OR (dp+X)       N         OR       A, labs       05       3       4       A <math>\leftarrow</math> A OR (db+X)       N         OR       A, labs+Y       16       3       5       A <math>\leftarrow</math> A OR (db+X+1)(dp+X)       N         OR       A, [dp+X]       07       2       6       A <math>\leftarrow</math> A OR ((dp+X+1)(dp+X)       N</d></d></sb<></dp>	AND	A, labs+X	35	3	5	A ← A AND (abs+X)	NZ.
ANDA, $[dp]+Y$ 3726A $\leftarrow A$ AND $((dp+1)(dp)+Y)$ NAND $(X), (Y)$ 3915 $(X) \leftarrow (X)$ AND $(Y)$ NAND $dp, dp < s>$ 2936 $(dp < d_) \leftarrow (dp)$ AND $(dp < d_)$ NAND $dp, dp < s>$ 2936 $(dp < d_) \leftarrow (dp)$ AND $(dp < d_)$ NAND $dp, #imm$ 3835 $(dp < (dp) AND imm$ NORA, $#imm$ 0822A $\leftarrow A$ ORimmORA, $dp$ 0423A $\leftarrow A$ ORMORA, $dp$ 0423A $\leftarrow A$ ORMORA, $dp + X$ 1424A $\leftarrow A$ OR(dp < M)	AND	A, labs+Y	36	3	5	, ,	NZ.
AND $(X), (Y)$ 3915 $(X) \leftarrow (X)$ AND $(Y)$ N.AND $dp, dp, dp < s>$ 2936 $(dp < d_{2}) \leftarrow (dp < d_{2})$ AND $(dp < s_{2})$ N.AND $dp, \#imm$ 3835 $(dp < d_{2}) \leftarrow (dp < AND imm$ N.ORA, $\#imm$ 0822A < A OR	AND	A, [dp+X]	27	2	6	$A \leftarrow A \text{ AND } ((dp+X+1)(dp+X))$	NZ.
ANDdp <d>dp<d>, dp<s> 2936<math>(dp<d) (dp<d)="" \land="" \leftarrow="" math="" n.<="" nd(dp<s)="">ANDdp, #imm3835<math>(dp) \leftarrow (dp) \land ND imm</math>N.ORA, #imm0822A &lt; A OR</d)></math></s></d></d>	AND	A, [dp]+Y	37	2	6	$A \leftarrow A \text{ AND } ((dp+1)(dp)+Y)$	NZ.
AND       dp, #imm       38       3       5       (dp) $\leftarrow$ (dp) AND imm       N.         OR       A, #imm       08       2       2       A $\leftarrow$ A OR imm       N.         OR       A, (X)       06       1       3       A $\leftarrow$ A OR (X)       N.         OR       A, dp       04       2       3       A $\leftarrow$ A OR (dp)       N.         OR       A, dp +X       14       2       4       A $\leftarrow$ A OR (dp+X)       N.         OR       A, dp+X       14       2       4       A $\leftarrow$ A OR (dp+X)       N.         OR       A, labs       05       3       4       A $\leftarrow$ A OR (abs)       N.         OR       A, labs+X       15       3       5       A $\leftarrow$ A OR (abs+X)       N.         OR       A, labs+Y       16       3       5       A $\leftarrow$ A OR (dp+X)       N.         OR       A, [dp+X]       07       2       6       A $\leftarrow$ A OR ((dp+X+1)(dp+X))       N.         OR       A, [dp]+Y       17       2       6       A $\leftarrow$ A OR ((dp+X+1)(dp+X))       N.         OR       dp(dp, dp ds>       09       3       6       (dp <ds) <math="">\leftarrow (dp OR imm       N.         OR       dp, #</ds)>		(X), (Y)	39	1	5	$(X) \leftarrow (X) AND (Y)$	NZ.
OR       A, #imm       08       2       2       A < A OR imm       N         OR       A, (X)       06       1       3       A < A OR (X)			29	3	6	$(dp) \leftarrow (dp) AND (dp)$	) NZ.
OR       A, (X)       06       1       3       A $\leftarrow$ A OR (X)       N.         OR       A, dp       04       2       3       A $\leftarrow$ A OR (dp)       N.         OR       A, dp +X       14       2       4       A $\leftarrow$ A OR (dp+X)       N.         OR       A, dp+X       14       2       4       A $\leftarrow$ A OR (dp+X)       N.         OR       A, labs       05       3       4       A $\leftarrow$ A OR (db+X)       N.         OR       A, labs +X       15       3       5       A $\leftarrow$ A OR (db+X)       N.         OR       A, labs+Y       16       3       5       A $\leftarrow$ A OR (db+X+X)       N.         OR       A, [dp+X]       07       2       6       A $\leftarrow$ A OR ((dp+X+1)(dp+X))       N.         OR       A, [dp]+Y       17       2       6       A $\leftarrow$ A OR ((dp+X+1)(dp+X))       N.         OR       (X), (Y)       19       1       5       (X) $\leftarrow$ (X) OR (Y)       N.       N.         OR       dp <d>dp<d>dp<s>       09       3       6       (dp<d>) <math>\leftarrow</math> (dp<d>) OR (dp<s>)       N.         OR       dp&lt;#imm</s></d></d></s></d></d>	AND	dp, #imm	38	3	5	(dp) ← (dp) AND imm	NZ.
OR       A, dp       04       2       3       A $\leftarrow$ A OR (dp)       N.         OR       A, dp+X       14       2       4       A $\leftarrow$ A OR (dp+X)       N.         OR       A, labs       05       3       4       A $\leftarrow$ A OR (db+X)       N.         OR       A, labs       05       3       4       A $\leftarrow$ A OR (abs)       N.         OR       A, labs+X       15       3       5       A $\leftarrow$ A OR (abs+X)       N.         OR       A, labs+Y       16       3       5       A $\leftarrow$ A OR (abs+Y)       N.         OR       A, [dp]+Y       17       2       6       A $\leftarrow$ A OR ((dp+X+1)(dp+X))       N.         OR       A, [dp]+Y       17       2       6       A $\leftarrow$ A OR ((dp+1)(dp)+Y)       N.         OR       (X), (Y)       19       1       5       (X) $\leftarrow$ (X) OR (Y)       N.         OR       dp <ds, dp<s="">       09       3       6       (dp<d>d&gt;d<d>d&gt;d<d>d&gt;d<s d="">&gt;&gt;        OR       dp<ds, dp<s="">       09       3       6       (dp<d>d&gt;d<d>d<dd>d<dd>d</dd>&gt;&gt;        OR       dp<ds, dp<s="">       09       3       6       (dp<dd>d<ddd>d<ddd>d&gt;&gt;        OR       dp<ds, dp<="" th="">       48       2</ds,></ddd></ddd></dd></ds,></dd></d></d></ds,></s></d></d></d></ds,>	OR	A, #imm	08	2	2	A ← A OR imm	NZ.
ORA, dp+X1424A $\leftarrow$ A OR (dp+X)N.ORA, labs0534A $\leftarrow$ A OR (abs)N.ORA, labs+X1535A $\leftarrow$ A OR (abs+X)N.ORA, labs+Y1635A $\leftarrow$ A OR (abs+X)N.ORA, labs+Y1635A $\leftarrow$ A OR (abs+Y)N.ORA, [dp+X]0726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+1)(dp)+Y)N.ORdp <dd>dp<dd>dq15(X) <math>\leftarrow</math> (X) OR (Y)N.ORdp<dd>dp<dd>dq36(dp<d>) <math>\leftarrow</math> (dp) OR immN.ORdp, #imm1835(dp) <math>\leftarrow</math> (dp) OR immN.EORA, (X)4613A <math>\leftarrow</math> A EOR (X)N.EORA, dp4423A <math>\leftarrow</math> A EOR (dp)N.EORA, dp+X5424A <math>\leftarrow</math> A EOR (dp+X)N.EORA, labs4534A <math>\leftarrow</math> A EOR (abs)N.EORA, labs+Y5635A <math>\leftarrow</math> A EOR (dp+X)N.EORA, [dp+X]4726A <math>\leftarrow</math> A EOR ((dp+X+1)(dp+X))N.EORA, [dp+X]4726A <math>\leftarrow</math> A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(</d></dd></dd></dd></dd>	OR	A, (X)			3	$A \leftarrow A \text{ OR } (X)$	NZ.
ORA, labs0534A $\leftarrow$ A OR (abs)NORA, labs+X1535A $\leftarrow$ A OR (abs+X)NORA, labs+Y1635A $\leftarrow$ A OR (abs+X)NORA, [dp+X]0726A $\leftarrow$ A OR ((dp+X+1)(dp+X))NORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))NORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))NORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X)(dp+X))NORdp <d><d>dp&lt;</d></d>	OR	A, dp	04		3	( 1 )	NZ.
ORA, labs+X1535A $\leftarrow$ A OR (abs+X)N.ORA, labs+Y1635A $\leftarrow$ A OR (abs+X)N.ORA, [dp+X]0726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORdp <d>, dp&lt;&gt;0936(dp<d>) <math>\leftarrow</math> (dp&gt;OR (Mp<s>)N.ORdp<d>, dp<s> 0936(dp<d>) <math>\leftarrow</math> (dp&gt;OR immN.ORdp, #imm1835(dp) <math>\leftarrow</math> (dp) OR immN.EORA, (X)4613A <math>\leftarrow</math> A EOR (Mp)N.EORA, dp4423A <math>\leftarrow</math> A EOR (Mp)N.EORA, dp+X5424A <math>\leftarrow</math> A EOR (dp)N.EORA, labs4534A <math>\leftarrow</math> A EOR (abs)N.EORA, labs+Y5635A <math>\leftarrow</math> A EOR (abs)N.EORA, [dp+X]4726A <math>\leftarrow</math> A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(dp)+Y)N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(dp)+Y)N.EORA, [dp]+Y5915(X) <math>\leftarrow</math> (X) EOR (Y)N.</d></s></d></s></d></d>	OR	-			4		NZ.
ORA, labs+Y1635A $\leftarrow$ A OR (abs+Y)N.ORA, [dp+X]0726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+X+1)(dp+X))N.ORA, [dp]+Y1726A $\leftarrow$ A OR ((dp+1)(dp)+Y)N.OR(X), (Y)1915(X) $\leftarrow$ (X) OR (Y)N.ORdp <d>dp<d>&gt;, dp&lt;&gt;0936(dp<d>&gt;) <math>\leftarrow</math> (dp<d>&gt;) OR (dp<s>)N.ORdp<dp>, mm1835(dp<d>&gt;) <math>\leftarrow</math> (dp<d>) OR (dp<s>)N.ORdp, #imm1835(dp<d>&gt;) <math>\leftarrow</math> (dpOR (dp<s>)N.EORA, #imm4822A <math>\leftarrow</math> A EOR immN.EORA, dp4423A <math>\leftarrow</math> A EOR (dp)N.EORA, dp +X5424A <math>\leftarrow</math> A EOR (dp)N.EORA, labs4534A <math>\leftarrow</math> A EOR (abs)N.EORA, labs+X5535A <math>\leftarrow</math> A EOR (abs+X)N.EORA, labs+Y5635A <math>\leftarrow</math> A EOR (abs+X)N.EORA, [dp]+X]4726A <math>\leftarrow</math> A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) <math>\leftarrow</math> (X) EOR (Y)N.</s></d></s></d></d></dp></s></d></d></d></d>	OR	-				· · /	NZ.
ORA, $[dp+X]$ 0726A $\leftarrow$ A OR $((dp+X+1)(dp+X))$ N.ORA, $[dp]+Y$ 1726A $\leftarrow$ A OR $((dp+1)(dp)+Y)$ N.OR(X), (Y)1915(X) $\leftarrow$ (X) OR (Y)N.ORdp <d>&gt;, dp<s> 0936(dp<d>&gt;) <math>\leftarrow</math> (dp<d>OR (dp<s>)N.ORdp<dbody< td="">1835(dp<d>&lt;) OR (dp<s>)N.ORdp, #imm1835(dp) OR immN.EORA, #imm4822A <math>\leftarrow</math> A EOR immN.EORA, dp4613A <math>\leftarrow</math> A EOR (dp)N.EORA, dp4423A <math>\leftarrow</math> A EOR (dp)N.EORA, dp +X5424A <math>\leftarrow</math> A EOR (dp+X)N.EORA, labs4534A <math>\leftarrow</math> A EOR (dp+X)N.EORA, labs+X5535A <math>\leftarrow</math> A EOR (abs)N.EORA, labs+Y5635A <math>\leftarrow</math> A EOR (abs+X)N.EORA, [dp]+X]4726A <math>\leftarrow</math> A EOR (dp+X+1)(dp+X))N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) <math>\leftarrow</math> (X) EOR (Y)N.</s></d></dbody<></s></d></d></s></d>	OR						NZ.
ORA, $[dp]+Y$ 1726A $\leftarrow$ A OR $((dp+1)(dp)+Y)$ N.OR(X), (Y)1915(X) $\leftarrow$ (X) OR (Y)N.ORdp <dp>, dp<s> 0936(dp<d>) <math>\leftarrow</math> (dp<d>) OR (dp<s>)N.ORdp, dp<s> 0936(dp<d>) <math>\leftarrow</math> (dp) OR immN.ORdp, #imm1835(dp) <math>\leftarrow</math> (dp) OR immN.EORA, #imm4822A <math>\leftarrow</math> A EOR immN.EORA, (X)4613A <math>\leftarrow</math> A EOR (X)N.EORA, dp4423A <math>\leftarrow</math> A EOR (dp)N.EORA, dp +X5424A <math>\leftarrow</math> A EOR (dp+X)N.EORA, labs4534A <math>\leftarrow</math> A EOR (abs)N.EORA, labs4535A <math>\leftarrow</math> A EOR (abs)N.EORA, labs+Y5635A <math>\leftarrow</math> A EOR (abs+Y)N.EORA, [dp+X]4726A <math>\leftarrow</math> A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A <math>\leftarrow</math> A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) <math>\leftarrow</math> (X) EOR (Y)N.</d></s></s></d></d></s></dp>	OR						NZ.
OR OR $(X), (Y)$ 1915 $(X) \leftarrow (X) OR$ N.OR $dp < dp < dp < dp < spontrum$	OR						NZ.
OR OR OR $dp < d>$ $dp < s > 09$ $3$ $6$ (dp < d>> $(dp < d>>) < (dp < d) > OR(dp < dp < dp < s > N.N.(dp) < (dp) OR(dp) ORN.N.N.EOREORA, (X)A4822A < AEOR imm(M) < CP $	OR						NZ.
ORdp, #imm1835 $(dp) \leftarrow (dp) OR$ immN.EORA, #imm4822A < A EOR imm	OR						NZ.
EORA, #imm4822A $\leftarrow$ A EOR immNEORA, (X)4613A $\leftarrow$ A EOR (X)NEORA, dp4423A $\leftarrow$ A EOR (dp)NEORA, dp + X5424A $\leftarrow$ A EOR (dp+X)NEORA, dp+X5424A $\leftarrow$ A EOR (dp+X)NEORA, labs4534A $\leftarrow$ A EOR (abs)NEORA, labs+X5535A $\leftarrow$ A EOR (abs+X)NEORA, labs+Y5635A $\leftarrow$ A EOR (abs+Y)NEORA, [dp+X]4726A $\leftarrow$ A EOR ((dp+X+1)(dp+X))NEORA, [dp]+Y5726A $\leftarrow$ A EOR ((dp+1)(dp)+Y)NEOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N	OR	-					<sup>)</sup> NZ.
EORA, (X)4613A $\leftarrow$ A EOR (X)N.EORA, dp4423A $\leftarrow$ A EOR (dp)N.EORA, dp+X5424A $\leftarrow$ A EOR (dp+X)N.EORA, labs4534A $\leftarrow$ A EOR (abs)N.EORA, labs+X5535A $\leftarrow$ A EOR (abs+X)N.EORA, labs+Y5635A $\leftarrow$ A EOR (abs+Y)N.EORA, [dp+X]4726A $\leftarrow$ A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A $\leftarrow$ A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N.	OR	dp, #imm	18	3	5	(dp) ← (dp) OR imm	NZ.
EORA, dp4423A $\leftarrow$ A EOR (dp)N.EORA, dp+X5424A $\leftarrow$ A EOR (dp+X)N.EORA, labs4534A $\leftarrow$ A EOR (abs)N.EORA, labs+X5535A $\leftarrow$ A EOR (abs)N.EORA, labs+Y5635A $\leftarrow$ A EOR (abs+X)N.EORA, labs+Y5635A $\leftarrow$ A EOR (abs+Y)N.EORA, [dp+X]4726A $\leftarrow$ A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A $\leftarrow$ A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N.	EOR	A, #imm	48	2	2	A ← A EOR imm	NZ.
EORA, dp+X5424A < A EOR (dp+X)N.EORA, labs4534A < A EOR (abs)	EOR	A, (X)	46	1	3	A ← A EOR (X)	NZ.
EORA, labs4534A $\leftarrow$ A EOR (abs)N.EORA, labs+X5535A $\leftarrow$ A EOR (abs+X)N.EORA, labs+Y5635A $\leftarrow$ A EOR (abs+Y)N.EORA, [dp+X]4726A $\leftarrow$ A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A $\leftarrow$ A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N.	EOR	A, dp	44	2	3	A -A EOR (dp)	NZ.
EORA, !abs4534A $\leftarrow$ A EOR (abs)N.EORA, !abs+X5535A $\leftarrow$ A EOR (abs+X)N.EORA, !abs+Y5635A $\leftarrow$ A EOR (abs+Y)N.EORA, [dp+X]4726A $\leftarrow$ A EOR ((dp+X+1)(dp+X))N.EORA, [dp]+Y5726A $\leftarrow$ A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N.	EOR	A, dp+X	54	2	4	A ← A EOR (dp+X)	NZ.
EORA, $!abs+X$ 5535A < A EOR (abs+X)N.EORA, $!abs+Y$ 5635A < A EOR (abs+Y)	EOR		45		4		NZ.
EORA, labs+Y5635A < A EOR (abs+Y)N.EORA, [dp+X]4726A < A EOR ((dp+X+1)(dp+X))							NZ.
EORA, $[dp+X]$ 4726A $\leftarrow$ A EOR $((dp+X+1)(dp+X))$ N.EORA, $[dp]+Y$ 5726A $\leftarrow$ A EOR $((dp+1)(dp)+Y)$ N.EOR(X), (Y)5915(X) $\leftarrow$ (X) EOR (Y)N.							NZ
EORA, $[dp]+Y$ 5726A < A EOR ((dp+1)(dp)+Y)N.EOR(X), (Y)5915(X) < (X) EOR (Y)							NZ.
EOR (X), (Y) 59 1 5 (X) $\leftarrow$ (X) EOR (Y) N.							NZ.
							NZ.
EOR dp <d>, dp<s> 49 3 6 (dp<d>) ← (dp<d>) EOR(dp<s>) N</s></d></d></s></d>				-			
		•					NZ. NZ.

Table C-8 8-bit Logic Operation Commands

(NCL PG 40)

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
INC	A	BC	1	2	++ A	NZ.
INC	dp	AB	2	4	++ (dp)	NZ.
INC	dp+X	BB	2	5	++ (dp+X)	NZ.
INC	labs	AC	3	5	++ (abs)	NZ.
INC	Х	3D	1	2	++ X	NZ.
INC	Y	FC	1	2	++ Y	NZ.
DEC	A	9C	1	2	A	NZ.
DEC	dp	8B	2	4	(dp)	NZ.
DEC	dp+X	9B	2	5	(dp+X)	NZ.
DEC	labs	8C	3	5	(abs)	NZ.
DEC	Х	1D	1	2	X	NZ.
DEC	Y	DC	1	2	Y	NZ.

Table C-9 Addition and Subtraction Commands

#### Table C-10 Shift Rotation Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation		NVPBHIZC
ASL	А	1C	1	2	C << A	<<0	NZC
ASL	dp	0B	2	4	C << (dp)	<<0	NZC
ASL	dp+X	1B	2	5	C << (dp+X)	<<0	NZC
ASL	labs	0C	3	5	C << (abs)	<<0	NZC
LSR	A	5C	1	2	C << A	< <c< td=""><td>NZC</td></c<>	NZC
LSR	dp	4B	2	4	C << (dp)	< <c< td=""><td>NZC</td></c<>	NZC
LSR	dp+X	5B	2	5	C << (dp+X)	< <c< td=""><td>NZC</td></c<>	NZC
LSR	labs	4C	3	5	C << (abs)	< <c< td=""><td>NZC</td></c<>	NZC
ROL	A	ЗC	1	2	C << A	< <c< td=""><td>NZC</td></c<>	NZC
ROL	dp	2B	2	4	C << (dp)	< <c< td=""><td>NZC</td></c<>	NZC
ROL	dp+X	3B	2	5	C << (dp+X)	< <c< td=""><td>NZC</td></c<>	NZC
ROL	!abs	2C	3	5	C << (abs)	< <c< td=""><td>NZC</td></c<>	NZC
ROR	A	7C	1	2	C << A	< <c< td=""><td>NZC</td></c<>	NZC
ROR	dp	6B	2	4	C << (dp)	< <c< td=""><td>NZC</td></c<>	NZC
ROR	dp+X	7B	2	5	C << (dp+X)	< <c< td=""><td>NZC</td></c<>	NZC
ROR	labs	6C	3	5	C << (abs)	< <c< td=""><td>NZC</td></c<>	NZC
XCN	A	9F	1	5	A (7 ~ 4) ↔	A (3 ~ 0)	NZ.

#### (NCL PG 41)

Table	C-11	16-bit	Data	Transmission	Commands
Table	0-11	10-01	Dala	riansmission	Commanus

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
MOVW	YA,dp	BA	2	5	YA ← (dp+1)(dp)	NZ.
MOVW	dp, YA	DA	2	4	(dp+1)(dp) ← YA	

### Table C-1216-bit Operation Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
INCW	dp	ЗA	2	6	increment dp memory pair	NZ.
DECW	dp	1A	2	6	decrement dp memory pair	NZ.
ADDW	YA, dp	7A	2	5	YA ← YA+(dp+1)(dp)	NVH.ZC
SUBW	YA, dp	9A	2	5	YA ← YA- (dp+1)(dp)	NVH.ZC
CMPW	YA, dp	5A	2	4	YA- (dp+1)(dp)	NZC

Table C-13 Multiplication and Division Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
MUL	YA	CF	1	9	YA(16bits) ← Y * A	NZ.
DIV	YA, X	9E	1	12	Q:A R:Y ← YA/ X	NVH.Z.

Table	C-14 Decimal	Compensation Commands	

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
DAA DAS	A A	DF BE	1	3 3	decimal adjust for addition decimal adjust for subtraction	NZC NZC

### Table C-15 Branching Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation N	VPBHIZC
BRA	rel	2F	2	4	branch always	
BEQ	rel	F0	2	2/4	branch on Z=1	
BNE	rel	D0	2	2/4	branch on Z=0	
BCS	rel	B0	2	2/4	branch on C=1	
BCC	rel	90	2	2/4	branch on C=0	
BVS	rel	70	2	2/4	branch on V=1	
BVC	rel	50	2	2/4	branch on V=0	
BMI	rel	30	2	2/4	branch on N=1	
BPL	rel	10	2	2/4	branch on N=0	
BBS	dp,bit, rel	xЗ	3	5/7	branch on dp, bit=1	
BBC	dp,bit, rel	уЗ	3	5/7	branch on dp, bit=0	
CBNE	dp,rel	2E	3	5/7	compare A with (dp) then BNE	
CBNE	dp+X, rel	DE	3	6/8	compare A with (dp+X) then BN	E
DBNZ	dp,rel	6E	3	5/7	decrement memory (dp) then JN	√Z
DBNZ	Y,rel	FE	2	4/6	decrement Y then JNZ	
JMP	labs	5F	3	3	jump to new location	•••••
JMP	[!abs+X]	1F	3	6	$PC \leftarrow (abs+X+1)(abs+X)$	

(NCL PG 42)

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
CALL	labs	3F	3	8	subroutine call	
PCALL	upage	4F	2	6	upage call	
TCALL	n	n1	1	8	table call	
BRK		0F	1	8	software interrupt	1.0
RET		6F	1	5	return from subroutine	
RETI		7F	1	6	return from interrupt	(Restored)
1						

Table C-16 Subroutine Call, Return Commands

Table C-17 Stack Operation Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
PUSH	A	2D	1	4	push A to stack	
PUSH	Х	4D	1	4	push X to stack	
PUSH	Y	6D	1	4	push Y to stack	
PUSH	PSW	0D	1	4	push PSW to stack	
POP	A	AE	1	4	pop A from stack	
POP	Х	CE	1	4	pop X from stack	
POP	Υ	EE	1	4	pop Y from stack	
POP	PSW	8E	1	4	pop PSW from stack	(Restored)

### Table C-18 Bit Operation Commands

Mnemonic	Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
SET1	dip. bit	x2	2	4	set direct page bit	
CLR1	dip. bit	y2	2	4	clear direct page bit	
TSET1	labs	0E	3	6	test and set bits with A	NZ.
TCLR1	!abs	4E	3	6	test and clear bits with A	NZ.
AND1	C, mem. bit	4A	3	4	C ← C AND <u>(mem. bit)</u>	C
AND1	C, /mem. bit	6A	3	4	C ← C AND (mem. bit)	C
OR1	C, mem. bit	0A	3	5	C ← C OR <u> (mem. bit)</u>	C
OR1	C, /mem. bit	2A	3	5	C ← C OR <u> (mem. bit)</u>	C
EOR1	C, mem. bit	8A	3	5	C ← C EOR (mem. bit)	C
NOT1	mem. bit	EA	3	5	complement (mem. bit)	
MOV1	C, mem. bit	AA	3	4	C ← (mem. bit)	C
MOV1	mem. bit, C	CA	3	6	$C \rightarrow$ (mem. bit)	

(NCL PG 43)

Table C-19 Program Status Flag Operation Commands						
Mnemonic Operand	Code	Bytes	Cycles	Operation	NVPBHIZC	
CLRC	60	1	2	clear carry flag	0	
SETC	80	1	2	set carry flag	1	
NOTC	ED	1	3	complement carry flag	C	
CLRV	E0	1	2	clear V and II	.00	
CLRP	20	1	2	clear direct page flag	0	
SETP	40	1	2	set direct page flag	1	
EI	A0	1	З	set interrupt enable flag	1.	
DI	CO	1	З	clear interrupt enable flag	0.	

Table, C-19 Program Status Flag Operation Commands


Table C-20 Other Commands

Mnemonic Operand	Code	Bytes	Cycles	Operation	NVPBHIZC
NOP	00	1	2	no operation	
SLEEP	EF	1	3	standby SLEEP mode	
STOP	FF	1	3	standby STOP mode	

(NCL PG 44)

# Appendix D. Data Transfer Procedure

## D.1 Data Transfer Procedure



(NCL PG 45)

### D.2 Data Transfer Instruction

The transfer program on the Sound CPU is stored in the internal ROM called IPL ROM. This ROM functions after reset. The program ROM functions using the Main CPU and PORT 0 through 3.


- (5) The sound CPU writes AAh to PORT 1. The Main CPU reads and confirms data at PORT 0 and 1.
- (6) The Main CPU writes Start Address to PORT 2 and 3. After storing Port 2 and 3, store any number except 0 to PORT 1 and store CCh to PORT 0.
- (7) The sound CPU checks PORT 0 for CCh and writes CCh to PORT 0.
- (8) Start data transfer. The Main CPU writes first data to PORT 1 and writes 00h to PORT 0. The Sound CPU reads data from PORT 1 and writes 00h to PORT 0.
- (9) The Main CPU checks PORT 0, writes next data to PORT 1, and increments of PORT 0. This is the data transfer procedure. The data block contains the quantity of data to be transferred.
- (10) When PORT 0 stops incrementing, proceed to the next step. The value that the SNES CPU writes to PORT 0 must not be 00h. Write any value but 00h to PORT 1. The Sound CPU writes the same value to PORT 0 and then returns to step (4).
- (11) After sending all data blocks using steps (4) through (6), the data transfer is completed. Program Start Address is stored to PORT 2 and 3, Write 00h to PORT 1.

(NCL PG 46)

### D.3 Data Block Organization

Data is divided into several blocks having consecutive addresses. The quantity of data (2 byte) and address (2 byte) are stored in front of data.

Data Block Example:



(NCL PG 47)

Sound Boot Loader V1.1				
		glb	Boot_APU	
APU_port APU_port APU_port	0 1 2	equ equ equ	02140h 02141h 02142h	
APU_port address	3	equ equ	02143h 00000h	Input Sound ROM Start Address
;		code		(3 byte) in 0 page and call
Boot_APU		php rep idx16	#00110000b	"Boot_APU" from main routine. ;sony news
		mem16 on16i on16a		SONY news SNES Emulator SNES Emulator
		1dy	#0	SNES Emulator
boot_initial		1dá cmp bne	#0bbaah ! APU_PORT0 boot_initial	;m16
		sep mem8	#0010000b	;sony news
		off16a 1da	#0cch	SNÉS Emulator
boot_repeat	t	bra 1da iny	boot_entry1 [address],y	
		xba 1da	#0	
boot loop		bra xba	boot_entry2	
		1da iny	[address],y	
boot_wait1		xba cmp bne	! APU_PORT0 boot_wait1	
boot_entry2	2	inc rep sta sep	a <sup>—</sup> #00100000b ! APU_PORT0 #00100000b	;m16
boot_wait2		dex bne cmp	boot loop ! APU_PORT0	
boot_zero		bné adc	boot_wait2 #3	
boot_entry1		beq pha	boot_zero	;>
		rep 1da iny	#00100000b [address],y	;m16
		iny tax 1da iny	[address],y	;m16
		iny sta	! APU_PORT2	;m16
		sep cpx 1da	#00100000b #1 #0	,11110
		rol sta adc	a !APU_PORT1 #07fh	
boot_wait3		pia sta cmp bne bvs	! APU_PORT0 ! APU_PORT0 boot_wait3 boot_repeat	;>
		plp rts end	(NCL PG 4	8)